OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [synth/] [i386linux/] [current/] [include/] [arch.inc] - Blame information for rev 834

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
##=============================================================================
2
##
3
##      arch.inc
4
##
5
##      i386 assembler header file for the synthetic target
6
##
7
##=============================================================================
8
## ####ECOSGPLCOPYRIGHTBEGIN####
9
## -------------------------------------------
10
## This file is part of eCos, the Embedded Configurable Operating System.
11
## Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
12
##
13
## eCos is free software; you can redistribute it and/or modify it under
14
## the terms of the GNU General Public License as published by the Free
15
## Software Foundation; either version 2 or (at your option) any later
16
## version.
17
##
18
## eCos is distributed in the hope that it will be useful, but WITHOUT
19
## ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
20
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
21
## for more details.
22
##
23
## You should have received a copy of the GNU General Public License
24
## along with eCos; if not, write to the Free Software Foundation, Inc.,
25
## 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
26
##
27
## As a special exception, if other files instantiate templates or use
28
## macros or inline functions from this file, or you compile this file
29
## and link it with other works to produce a work based on this file,
30
## this file does not by itself cause the resulting work to be covered by
31
## the GNU General Public License. However the source code for this file
32
## must still be made available in accordance with section (3) of the GNU
33
## General Public License v2.
34
##
35
## This exception does not invalidate any other reasons why a work based
36
## on this file might be covered by the GNU General Public License.
37
## -------------------------------------------
38
## ####ECOSGPLCOPYRIGHTEND####
39
##=============================================================================
40
#######DESCRIPTIONBEGIN####
41
##
42
## Author(s):   jskov
43
## Contributors:jskov, nickg, bartv
44
## Date:        1999-01-20
45
## Purpose:     i386 definitions.
46
## Description: This file contains various definitions and macros that are
47
##              useful for writing assembly code for the i386
48
## Usage:
49
##              #include 
50
##              ...
51
##
52
##
53
######DESCRIPTIONEND####
54
##
55
##=============================================================================
56
 
57
#------------------------------------------------------------------------------
58
# Exception, interrupt and thread context save area layout
59
# The layout of this structure is also defined in "hal_arch.h", for C
60
# code. Do not change this without changing that (or vice versa).
61
 
62
        # See SYSV ABI4, i386 supplement (page 37-38)
63
        # http://www.sco.com/products/layered/develop/devspecs/abi386-4.pdf
64
 
65
        # Callee save registers (eax, ecx, and edx are scratch registers)
66
        .equ    i386reg_esp,            0
67
        .equ    i386reg_next_context,   4 # only used when dropping through...
68
        .equ    i386reg_ebp,            8 # ...from switch_ to load_context.
69
        .equ    i386reg_ebx,            12
70
        .equ    i386reg_esi,            16
71
        .equ    i386reg_edi,            20
72
        .equ    i386reg_interrupts,     24
73
        .equ    i386reg_context_size,   28
74
 
75
#------------------------------------------------------------------------------
76
# end of arch.inc

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.