OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [v85x/] [v850/] [current/] [src/] [v850_misc.c] - Blame information for rev 856

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
//==========================================================================
2
//
3
//      v850_misc.c
4
//
5
//      HAL CPU variant miscellaneous functions
6
//
7
//==========================================================================
8
// ####ECOSGPLCOPYRIGHTBEGIN####                                            
9
// -------------------------------------------                              
10
// This file is part of eCos, the Embedded Configurable Operating System.   
11
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
12
//
13
// eCos is free software; you can redistribute it and/or modify it under    
14
// the terms of the GNU General Public License as published by the Free     
15
// Software Foundation; either version 2 or (at your option) any later      
16
// version.                                                                 
17
//
18
// eCos is distributed in the hope that it will be useful, but WITHOUT      
19
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or    
20
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License    
21
// for more details.                                                        
22
//
23
// You should have received a copy of the GNU General Public License        
24
// along with eCos; if not, write to the Free Software Foundation, Inc.,    
25
// 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.            
26
//
27
// As a special exception, if other files instantiate templates or use      
28
// macros or inline functions from this file, or you compile this file      
29
// and link it with other works to produce a work based on this file,       
30
// this file does not by itself cause the resulting work to be covered by   
31
// the GNU General Public License. However the source code for this file    
32
// must still be made available in accordance with section (3) of the GNU   
33
// General Public License v2.                                               
34
//
35
// This exception does not invalidate any other reasons why a work based    
36
// on this file might be covered by the GNU General Public License.         
37
// -------------------------------------------                              
38
// ####ECOSGPLCOPYRIGHTEND####                                              
39
//==========================================================================
40
//#####DESCRIPTIONBEGIN####
41
//
42
// Author(s):    gthomas
43
// Contributors: gthomas
44
// Date:         2000-03-15
45
// Purpose:      HAL miscellaneous functions
46
// Description:  This file contains miscellaneous functions provided by the
47
//               HAL.
48
//
49
//####DESCRIPTIONEND####
50
//
51
//========================================================================*/
52
 
53
#include <pkgconf/hal.h>
54
 
55
#include <cyg/infra/cyg_type.h>         // Base types
56
#include <cyg/infra/cyg_ass.h>          // assertion macros
57
 
58
#include <cyg/hal/hal_intr.h>
59
#include <cyg/hal/v850_common.h>
60
 
61
externC void cyg_hal_platform_hardware_init(void);
62
 
63
//
64
// Interrupt management functions
65
//
66
 
67
static volatile unsigned char *interrupt_control_registers[] = {
68
    CYG_HAL_V85X_INTERRUPT_CONTROL_REGISTERS   // Defined in <plf_intr.h>
69
};
70
 
71
#define INT_CONTROL_PENDING   0x80
72
#define INT_CONTROL_DISABLE   0x40
73
#define INT_CONTROL_LEVEL(n)  n
74
 
75
#define INT_CONTROL_DEFAULT INT_CONTROL_DISABLE|INT_CONTROL_LEVEL(7)
76
 
77
//
78
// Mask, i.e. disable, interrupt #vector from occurring
79
//
80
void
81
hal_interrupt_mask(int vector)
82
{
83
    volatile unsigned char *ctl;
84
    CYG_ASSERT(vector >= CYGNUM_HAL_ISR_MIN, "invalid interrupt vector [< MIN]");
85
    CYG_ASSERT(vector <= CYGNUM_HAL_ISR_MAX, "invalid interrupt vector [> MAX]");
86
    ctl = interrupt_control_registers[vector-CYGNUM_HAL_ISR_MIN];
87
    CYG_ASSERT((void *)ctl != 0, "invalid interrupt vector [not defined]");
88
    if (ctl ) {
89
        *ctl |= INT_CONTROL_DISABLE;
90
    }
91
}
92
 
93
//
94
// Unmask, i.e. enable, interrupt #vector
95
//
96
void
97
hal_interrupt_unmask(int vector)
98
{
99
    volatile unsigned char *ctl;
100
    CYG_ASSERT(vector >= CYGNUM_HAL_ISR_MIN, "invalid interrupt vector [< MIN]");
101
    CYG_ASSERT(vector <= CYGNUM_HAL_ISR_MAX, "invalid interrupt vector [> MAX]");
102
    ctl = interrupt_control_registers[vector-CYGNUM_HAL_ISR_MIN];
103
    CYG_ASSERT((void *)ctl != 0, "invalid interrupt vector [not defined]");
104
    if (ctl ) {
105
        *ctl &= ~INT_CONTROL_DISABLE;
106
    }
107
}
108
 
109
//
110
// Acknowledge, i.e. clear, interrupt #vector
111
//
112
void
113
hal_interrupt_acknowledge(int vector)
114
{
115
    volatile unsigned char *ctl;
116
    CYG_ASSERT(vector >= CYGNUM_HAL_ISR_MIN, "invalid interrupt vector [< MIN]");
117
    CYG_ASSERT(vector <= CYGNUM_HAL_ISR_MAX, "invalid interrupt vector [> MAX]");
118
    ctl = interrupt_control_registers[vector-CYGNUM_HAL_ISR_MIN];
119
    CYG_ASSERT((void *)ctl != 0, "invalid interrupt vector [not defined]");
120
    if (ctl ) {
121
        *ctl &= ~INT_CONTROL_PENDING;
122
    }
123
}
124
 
125
static void
126
init_interrupts(void)
127
{
128
    int i;
129
    volatile unsigned char *ctl;
130
    for (i = CYGNUM_HAL_ISR_MIN;  i <= CYGNUM_HAL_ISR_MAX;  i++) {
131
        ctl = interrupt_control_registers[i-CYGNUM_HAL_ISR_MIN];
132
        if (ctl) {
133
            *ctl = INT_CONTROL_DEFAULT;
134
        }
135
    }
136
}
137
 
138
//
139
// Initialize the hardware.  This may involve platform specific code.
140
//
141
void
142
cyg_hal_hardware_init(void)
143
{
144
    init_interrupts();
145
    cyg_hal_platform_hardware_init();
146
}
147
 
148
/*------------------------------------------------------------------------*/
149
/* End of v850_misc.c                                                      */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.