| 1 |
786 |
skrzyp |
# ====================================================================
|
| 2 |
|
|
#
|
| 3 |
|
|
# interrupts.cdl
|
| 4 |
|
|
#
|
| 5 |
|
|
# configuration data related to kernel interrupt handling
|
| 6 |
|
|
#
|
| 7 |
|
|
# ====================================================================
|
| 8 |
|
|
## ####ECOSGPLCOPYRIGHTBEGIN####
|
| 9 |
|
|
## -------------------------------------------
|
| 10 |
|
|
## This file is part of eCos, the Embedded Configurable Operating System.
|
| 11 |
|
|
## Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
|
| 12 |
|
|
##
|
| 13 |
|
|
## eCos is free software; you can redistribute it and/or modify it under
|
| 14 |
|
|
## the terms of the GNU General Public License as published by the Free
|
| 15 |
|
|
## Software Foundation; either version 2 or (at your option) any later
|
| 16 |
|
|
## version.
|
| 17 |
|
|
##
|
| 18 |
|
|
## eCos is distributed in the hope that it will be useful, but WITHOUT
|
| 19 |
|
|
## ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
| 20 |
|
|
## FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
| 21 |
|
|
## for more details.
|
| 22 |
|
|
##
|
| 23 |
|
|
## You should have received a copy of the GNU General Public License
|
| 24 |
|
|
## along with eCos; if not, write to the Free Software Foundation, Inc.,
|
| 25 |
|
|
## 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
|
| 26 |
|
|
##
|
| 27 |
|
|
## As a special exception, if other files instantiate templates or use
|
| 28 |
|
|
## macros or inline functions from this file, or you compile this file
|
| 29 |
|
|
## and link it with other works to produce a work based on this file,
|
| 30 |
|
|
## this file does not by itself cause the resulting work to be covered by
|
| 31 |
|
|
## the GNU General Public License. However the source code for this file
|
| 32 |
|
|
## must still be made available in accordance with section (3) of the GNU
|
| 33 |
|
|
## General Public License v2.
|
| 34 |
|
|
##
|
| 35 |
|
|
## This exception does not invalidate any other reasons why a work based
|
| 36 |
|
|
## on this file might be covered by the GNU General Public License.
|
| 37 |
|
|
## -------------------------------------------
|
| 38 |
|
|
## ####ECOSGPLCOPYRIGHTEND####
|
| 39 |
|
|
# ====================================================================
|
| 40 |
|
|
######DESCRIPTIONBEGIN####
|
| 41 |
|
|
#
|
| 42 |
|
|
# Author(s): bartv
|
| 43 |
|
|
# Original data: nickg
|
| 44 |
|
|
# Contributors:
|
| 45 |
|
|
# Date: 1999-06-13
|
| 46 |
|
|
#
|
| 47 |
|
|
#####DESCRIPTIONEND####
|
| 48 |
|
|
#
|
| 49 |
|
|
# ====================================================================
|
| 50 |
|
|
|
| 51 |
|
|
# NOTE: the choice of list vs table should not be two separate
|
| 52 |
|
|
# options. There is a single option which must have one of
|
| 53 |
|
|
# two legal values.
|
| 54 |
|
|
cdl_component CYGIMP_KERNEL_INTERRUPTS_DSRS {
|
| 55 |
|
|
display "Use delayed service routines (DSRs)"
|
| 56 |
|
|
default_value 1
|
| 57 |
|
|
description "
|
| 58 |
|
|
In eCos the recommended way to handle device interrupts is to
|
| 59 |
|
|
do a minimum amount of work inside the low level interrupt
|
| 60 |
|
|
handler itself, and instead do as much as possible in a
|
| 61 |
|
|
Delayed Service Routine or DSR. If an application does not
|
| 62 |
|
|
make use of DSRs directly or indirectly then it is possible
|
| 63 |
|
|
to disable the DSR support completely, which reduces the
|
| 64 |
|
|
overheads of context switches and interrupt handling. Note
|
| 65 |
|
|
that the kernel real-time clock makes use of DSRs, as do many
|
| 66 |
|
|
of the device drivers. "
|
| 67 |
|
|
|
| 68 |
|
|
cdl_interface CYGINT_KERNEL_INTERRUPTS_DSRS {
|
| 69 |
|
|
requires 1 == CYGINT_KERNEL_INTERRUPTS_DSRS
|
| 70 |
|
|
no_define
|
| 71 |
|
|
}
|
| 72 |
|
|
|
| 73 |
|
|
# NOTE: the choice of list vs table should not be two separate
|
| 74 |
|
|
# options. There is a single option which must have one of
|
| 75 |
|
|
# two legal values.
|
| 76 |
|
|
cdl_component CYGIMP_KERNEL_INTERRUPTS_DSRS_LIST {
|
| 77 |
|
|
display "Use linked lists for DSRs"
|
| 78 |
|
|
default_value 1
|
| 79 |
|
|
implements CYGINT_KERNEL_INTERRUPTS_DSRS
|
| 80 |
|
|
description "
|
| 81 |
|
|
When DSR support is enabled the kernel must keep track of all
|
| 82 |
|
|
the DSRs that are pending. This information can be kept in a
|
| 83 |
|
|
fixed-size table or in a linked list. The list implementation
|
| 84 |
|
|
requires that the kernel disable interrupts for a very short
|
| 85 |
|
|
period of time outside interrupt handlers, but there is no
|
| 86 |
|
|
possibility of a table overflow occurring."
|
| 87 |
|
|
|
| 88 |
|
|
cdl_option CYGSEM_KERNEL_INTERRUPTS_DSRS_LIST_FIFO {
|
| 89 |
|
|
display "Schedule DSRs in FIFO order"
|
| 90 |
|
|
flavor bool
|
| 91 |
|
|
default_value 1
|
| 92 |
|
|
description "When this option is set, DSRs are scheduled
|
| 93 |
|
|
in the natural FIFO (first in, first out) order,
|
| 94 |
|
|
otherwise they are scheduled in LIFO (last in, first
|
| 95 |
|
|
out) order. Applications should not rely on any
|
| 96 |
|
|
particular order of scheduling of DSRs. LIFO
|
| 97 |
|
|
scheduling is kept for backward compatibility only and
|
| 98 |
|
|
is not recommended as it may lead to high (up to 2
|
| 99 |
|
|
times higher then FIFO) IRQ-to-DSR latencies at some
|
| 100 |
|
|
(typically rare) conditions. If unsure, leave this set."
|
| 101 |
|
|
}
|
| 102 |
|
|
|
| 103 |
|
|
}
|
| 104 |
|
|
|
| 105 |
|
|
cdl_component CYGIMP_KERNEL_INTERRUPTS_DSRS_TABLE {
|
| 106 |
|
|
display "Use fixed-size table for DSRs"
|
| 107 |
|
|
default_value 0
|
| 108 |
|
|
implements CYGINT_KERNEL_INTERRUPTS_DSRS
|
| 109 |
|
|
description "
|
| 110 |
|
|
When DSR support is enabled the kernel must keep track of all
|
| 111 |
|
|
the DSRs that are pending. This information can be kept in a
|
| 112 |
|
|
fixed-size table or in a linked list. The table
|
| 113 |
|
|
implementation involves a very small risk of overflow at
|
| 114 |
|
|
run-time if a given interrupt source is able to have more
|
| 115 |
|
|
than one pending DSR. However it has the advantage that
|
| 116 |
|
|
the kernel does not need to disable interrupts outside
|
| 117 |
|
|
interrupt handlers."
|
| 118 |
|
|
|
| 119 |
|
|
cdl_option CYGNUM_KERNEL_INTERRUPTS_DSRS_TABLE_SIZE {
|
| 120 |
|
|
display "Number of entries in fixed-size DSR table"
|
| 121 |
|
|
flavor data
|
| 122 |
|
|
legal_values 2 to 1024
|
| 123 |
|
|
default_value 32
|
| 124 |
|
|
description "
|
| 125 |
|
|
When DSR support is enabled the kernel must keep track of all
|
| 126 |
|
|
the DSRs that are pending. One approach involves a fixed-size
|
| 127 |
|
|
table, which involves a very small risk of overflow at
|
| 128 |
|
|
run-time. By increasing the table size it is possible to reduce
|
| 129 |
|
|
this risk."
|
| 130 |
|
|
}
|
| 131 |
|
|
}
|
| 132 |
|
|
|
| 133 |
|
|
cdl_option CYGIMP_KERNEL_INTERRUPTS_CHAIN {
|
| 134 |
|
|
display "Chain all interrupts together"
|
| 135 |
|
|
requires CYGIMP_HAL_COMMON_INTERRUPTS_CHAIN
|
| 136 |
|
|
default_value 0
|
| 137 |
|
|
description "
|
| 138 |
|
|
Interrupts can be attached to vectors either singly, or be
|
| 139 |
|
|
chained together. The latter is necessary if there is no way
|
| 140 |
|
|
of discovering which device has interrupted without
|
| 141 |
|
|
inspecting the device itself. It can also reduce the amount
|
| 142 |
|
|
of RAM needed for interrupt decoding tables and code."
|
| 143 |
|
|
}
|
| 144 |
|
|
}
|
