OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [kernel/] [current/] [include/] [instrument_desc.h] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
/* This is an automatically generated file. Do not edit.               */
2
/* Repository name: PACKAGES/kernel/VERSION/include/instrument_desc.h  */
3
/* Install tree   : INSTALL/include/cyg/kernel/instrument_desc.h       */
4
 
5
struct instrument_desc_s {
6
    char *   msg;
7
    CYG_WORD num;
8
};
9
 
10
#ifdef CYGDBG_KERNEL_INSTRUMENT_MSGS_DEFINE_TABLE         
11
struct instrument_desc_s instrument_desc[] = {
12
{"ALARM",   0x0900},
13
{"ALARM_ADD",   1},
14
{"ALARM_CALL",   3},
15
{"ALARM_INIT",   4},
16
{"ALARM_INTERVAL",   6},
17
{"ALARM_REM",   2},
18
{"ALARM_TRIGGER",   5},
19
{"BINSEM",   0x0600},
20
{"BINSEM_CLAIM",   1},
21
{"BINSEM_POST",   5},
22
{"BINSEM_TIMEOUT",   7},
23
{"BINSEM_TRY",   4},
24
{"BINSEM_WAIT",   2},
25
{"BINSEM_WAKE",   6},
26
{"BINSEM_WOKE",   3},
27
{"BITMAP",   0x0e00},
28
{"BITMAP_ADD",   2},
29
{"BITMAP_DEQUEUE",   5},
30
{"BITMAP_ENQUEUE",   4},
31
{"BITMAP_REM",   3},
32
{"BITMAP_REMOVE",   6},
33
{"BITMAP_SCHEDULE",   1},
34
{"CLOCK",   0x0800},
35
{"CLOCK_ISR",   3},
36
{"CLOCK_TICK_END",   2},
37
{"CLOCK_TICK_START",   1},
38
{"CNTSEM",   0x0700},
39
{"CNTSEM_CLAIM",   1},
40
{"CNTSEM_POST",   5},
41
{"CNTSEM_TIMEOUT",   7},
42
{"CNTSEM_TRY",   4},
43
{"CNTSEM_WAIT",   2},
44
{"CNTSEM_WAKE",   6},
45
{"CNTSEM_WOKE",   3},
46
{"CONDVAR",   0x0500},
47
{"CONDVAR_BROADCAST",   5},
48
{"CONDVAR_SIGNAL",   3},
49
{"CONDVAR_TIMED_WAIT",   6},
50
{"CONDVAR_WAIT",   1},
51
{"CONDVAR_WAKE",   4},
52
{"CONDVAR_WOKE",   2},
53
{"FLAG",   0x0d00},
54
{"FLAG_MASKBITS",   4},
55
{"FLAG_POLL",   7},
56
{"FLAG_SETBITS",   3},
57
{"FLAG_TIMEOUT",   5},
58
{"FLAG_WAIT",   1},
59
{"FLAG_WAKE",   6},
60
{"FLAG_WOKE",   2},
61
{"INTR",   0x0300},
62
{"INTR_ACK",   14},
63
{"INTR_ATTACH",   6},
64
{"INTR_CALL_DSR",   5},
65
{"INTR_CHAIN_ISR",   15},
66
{"INTR_CONFIGURE",   13},
67
{"INTR_DETACH",   7},
68
{"INTR_DISABLE",   9},
69
{"INTR_ENABLE",   10},
70
{"INTR_END",   2},
71
{"INTR_GET_CPU",   17},
72
{"INTR_MASK",   11},
73
{"INTR_POST_DSR",   4},
74
{"INTR_RAISE",   1},
75
{"INTR_RESTORE",   3},
76
{"INTR_SET_CPU",   16},
77
{"INTR_SET_VSR",   8},
78
{"INTR_UNMASK",   12},
79
{"MBOXT",   0x0a00},
80
{"MBOXT_GET",   2},
81
{"MBOXT_GOT",   3},
82
{"MBOXT_PUT",   7},
83
{"MBOXT_TIMEOUT",   4},
84
{"MBOXT_TRY",   6},
85
{"MBOXT_WAIT",   1},
86
{"MBOXT_WAKE",   5},
87
{"MLQ",   0x0c00},
88
{"MLQ_ADD",   3},
89
{"MLQ_DEQUEUE",   8},
90
{"MLQ_ENQUEUE",   7},
91
{"MLQ_REM",   4},
92
{"MLQ_REMOVE",   9},
93
{"MLQ_RESCHEDULE",   2},
94
{"MLQ_SCHEDULE",   1},
95
{"MLQ_TIMESLICE",   5},
96
{"MLQ_YIELD",   6},
97
{"MUTEX",   0x0400},
98
{"MUTEX_LOCK",   1},
99
{"MUTEX_LOCKED",   3},
100
{"MUTEX_RELEASE",   7},
101
{"MUTEX_RELEASED",   8},
102
{"MUTEX_TRY",   4},
103
{"MUTEX_UNLOCK",   5},
104
{"MUTEX_WAIT",   2},
105
{"MUTEX_WAKE",   6},
106
{"SCHED",   0x0100},
107
{"SCHED_LOCK",   1},
108
{"SCHED_RESCHEDULE",   3},
109
{"SCHED_TIMESLICE",   4},
110
{"SCHED_UNLOCK",   2},
111
{"SMP",   0x0b00},
112
{"SMP_CPU_START",   4},
113
{"SMP_LOCK_GOT",   6},
114
{"SMP_LOCK_INC",   1},
115
{"SMP_LOCK_SET",   3},
116
{"SMP_LOCK_WAIT",   5},
117
{"SMP_LOCK_ZERO",   2},
118
{"SMP_RESCHED_RECV",   9},
119
{"SMP_RESCHED_SEND",   8},
120
{"THREAD",   0x0200},
121
{"THREAD_ALARM",   8},
122
{"THREAD_ATTACH_STACK",   11},
123
{"THREAD_CHECK_STACK",   10},
124
{"THREAD_CREATE",   12},
125
{"THREAD_DELAY",   7},
126
{"THREAD_ENTER",   9},
127
{"THREAD_PRIORITY",   6},
128
{"THREAD_RESUME",   5},
129
{"THREAD_SLEEP",   2},
130
{"THREAD_SUSPEND",   4},
131
{"THREAD_SWITCH",   1},
132
{"THREAD_WAKE",   3},
133
{"USER",   0x0f00},
134
{"USER_10",   10},
135
{"USER_1",   1},
136
{"USER_11",   11},
137
{"USER_12",   12},
138
{"USER_13",   13},
139
{"USER_14",   14},
140
{"USER_15",   15},
141
{"USER_16",   16},
142
{"USER_17",   17},
143
{"USER_18",   18},
144
{"USER_19",   19},
145
{"USER_2",   2},
146
{"USER_3",   3},
147
{"USER_4",   4},
148
{"USER_5",   5},
149
{"USER_6",   6},
150
{"USER_7",   7},
151
{"USER_8",   8},
152
{"USER_9",   9},
153
{ 0, 0 }
154
};
155
#else /* CYGDBG_KERNEL_INSTRUMENT_MSGS_DEFINE_TABLE */    
156
extern struct instrument_desc_s instrument_desc[];
157
#endif /* CYGDBG_KERNEL_INSTRUMENT_MSGS_DEFINE_TABLE */   
158
 
159
/* EOF instrument_desc.h */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.