OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [redboot/] [current/] [src/] [caches.c] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
//==========================================================================
2
//
3
//      caches.c
4
//
5
//      RedBoot cache control functions
6
//
7
//==========================================================================
8
// ####ECOSGPLCOPYRIGHTBEGIN####                                            
9
// -------------------------------------------                              
10
// This file is part of eCos, the Embedded Configurable Operating System.   
11
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
12
//
13
// eCos is free software; you can redistribute it and/or modify it under    
14
// the terms of the GNU General Public License as published by the Free     
15
// Software Foundation; either version 2 or (at your option) any later      
16
// version.                                                                 
17
//
18
// eCos is distributed in the hope that it will be useful, but WITHOUT      
19
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or    
20
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License    
21
// for more details.                                                        
22
//
23
// You should have received a copy of the GNU General Public License        
24
// along with eCos; if not, write to the Free Software Foundation, Inc.,    
25
// 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.            
26
//
27
// As a special exception, if other files instantiate templates or use      
28
// macros or inline functions from this file, or you compile this file      
29
// and link it with other works to produce a work based on this file,       
30
// this file does not by itself cause the resulting work to be covered by   
31
// the GNU General Public License. However the source code for this file    
32
// must still be made available in accordance with section (3) of the GNU   
33
// General Public License v2.                                               
34
//
35
// This exception does not invalidate any other reasons why a work based    
36
// on this file might be covered by the GNU General Public License.         
37
// -------------------------------------------                              
38
// ####ECOSGPLCOPYRIGHTEND####                                              
39
//==========================================================================
40
//#####DESCRIPTIONBEGIN####
41
//
42
// Author(s):    gthomas
43
// Contributors: gthomas
44
// Date:         2002-08-06
45
// Purpose:      
46
// Description:  
47
//              
48
// This code is part of RedBoot (tm).
49
//
50
//####DESCRIPTIONEND####
51
//
52
//==========================================================================
53
 
54
#include <redboot.h>
55
#include <cyg/hal/hal_arch.h>
56
#include <cyg/hal/hal_intr.h>
57
#include <cyg/hal/hal_cache.h>
58
 
59
RedBoot_cmd("cache",
60
            "Manage machine caches",
61
            "[ON | OFF]",
62
            do_caches
63
    );
64
 
65
void
66
do_caches(int argc, char *argv[])
67
{
68
    unsigned long oldints;
69
    int dcache_on=0, icache_on=0;
70
 
71
    if (argc == 2) {
72
        if (strcasecmp(argv[1], "on") == 0) {
73
            HAL_DISABLE_INTERRUPTS(oldints);
74
            HAL_ICACHE_ENABLE();
75
            HAL_DCACHE_ENABLE();
76
            HAL_RESTORE_INTERRUPTS(oldints);
77
        } else if (strcasecmp(argv[1], "off") == 0) {
78
            HAL_DISABLE_INTERRUPTS(oldints);
79
            HAL_DCACHE_SYNC();
80
            HAL_ICACHE_DISABLE();
81
            HAL_DCACHE_DISABLE();
82
            HAL_DCACHE_SYNC();
83
            HAL_ICACHE_INVALIDATE_ALL();
84
            HAL_DCACHE_INVALIDATE_ALL();
85
            HAL_RESTORE_INTERRUPTS(oldints);
86
        } else {
87
            diag_printf("Invalid cache mode: %s\n", argv[1]);
88
        }
89
    } else {
90
#ifdef HAL_DCACHE_IS_ENABLED
91
        HAL_DCACHE_IS_ENABLED(dcache_on);
92
#endif
93
#ifdef HAL_ICACHE_IS_ENABLED
94
        HAL_ICACHE_IS_ENABLED(icache_on);
95
#endif
96
        diag_printf("Data cache: %s, Instruction cache: %s\n",
97
                    dcache_on?"On":"Off", icache_on?"On":"Off");
98
    }
99
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.