OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [ARM7_AT91FR40008_GCC/] [atmel-ram.ld] - Blame information for rev 605

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 577 jeremybenn
MEMORY
2
{
3
        ram             : ORIGIN = 0x00000000, LENGTH = 256K
4
}
5
 
6
__stack_end__ = 0x00000000 + 256K - 4;
7
 
8
SECTIONS
9
{
10
        . = 0;
11
        startup : { *(.startup)} >ram
12
 
13
        prog :
14
        {
15
                *(.text)
16
                *(.rodata)
17
                *(.rodata*)
18
                *(.glue_7)
19
                *(.glue_7t)
20
        } >ram
21
 
22
        __end_of_text__ = .;
23
 
24
        .data :
25
        {
26
                __data_beg__ = .;
27
                __data_beg_src__ = __end_of_text__;
28
                *(.data)
29
                __data_end__ = .;
30
        } >ram
31
 
32
        .bss :
33
        {
34
                __bss_beg__ = .;
35
                *(.bss)
36
        } >ram
37
 
38
        . = ALIGN(4);
39
        .eh_frame :
40
        {
41
                 KEEP (*(.eh_frame))
42
        } > ram
43
 
44
        /* Align here to ensure that the .bss section occupies space up to
45
        _end.  Align after .bss to ensure correct alignment even if the
46
        .bss section disappears because there are no input sections.  */
47
        . = ALIGN(32 / 8);
48
}
49
        . = ALIGN(32 / 8);
50
        _end = .;
51
        _bss_end__ = . ; __bss_end__ = . ; __end__ = . ;
52
        PROVIDE (end = .);
53
 
54
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.