OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [ARM7_AT91SAM7S64_IAR/] [SrcIAR/] [Board.h] - Blame information for rev 834

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 577 jeremybenn
/*----------------------------------------------------------------------------
2
*         ATMEL Microcontroller Software Support  -  ROUSSET  -
3
*----------------------------------------------------------------------------
4
* The software is delivered "AS IS" without warranty or condition of any
5
* kind, either express, implied or statutory. This includes without
6
* limitation any warranty or condition with respect to merchantability or
7
* fitness for any particular purpose, or against the infringements of
8
* intellectual property rights of others.
9
*----------------------------------------------------------------------------
10
* File Name           : Board.h
11
* Object              : AT91SAM7S Evaluation Board Features Definition File.
12
*
13
* Creation            : JPP   16/Jun/2004
14
*----------------------------------------------------------------------------
15
*/
16
#ifndef Board_h
17
#define Board_h
18
 
19
#include "AT91SAM7S64.h"
20
#define __inline static inline
21
#include "lib_AT91SAM7S64.h"
22
 
23
#define true    -1
24
#define false   0
25
 
26
/*-------------------------------*/
27
/* SAM7Board Memories Definition */
28
/*-------------------------------*/
29
// The AT91SAM7S64 embeds a 16-Kbyte SRAM bank, and 64 K-Byte Flash
30
 
31
#define  INT_SARM           0x00200000
32
#define  INT_SARM_REMAP     0x00000000
33
 
34
#define  INT_FLASH          0x00000000
35
#define  INT_FLASH_REMAP    0x01000000
36
 
37
#define  FLASH_PAGE_NB          512
38
#define  FLASH_PAGE_SIZE        128
39
 
40
/*-----------------*/
41
/* Leds Definition */
42
/*-----------------*/
43
/*                                 PIO   Flash    PA    PB   PIN */
44
#define LED1            (1<<0)  /* PA0 / PGMEN0 & PWM0 TIOA0  48 */
45
#define LED2            (1<<1)  /* PA1 / PGMEN1 & PWM1 TIOB0  47 */
46
#define LED3            (1<<2)  /* PA2          & PWM2 SCK0   44 */
47
#define LED4            (1<<3)  /* PA3          & TWD  NPCS3  43 */
48
#define NB_LED                  4
49
 
50
#define LED_MASK        (LED1|LED2|LED3|LED4)
51
 
52
/*-------------------------*/
53
/* Push Buttons Definition */
54
/*-------------------------*/
55
/*                                 PIO    Flash    PA    PB   PIN */
56
#define SW1_MASK        (1<<19) /* PA19 / PGMD7  & RK   FIQ     13 */
57
#define SW2_MASK        (1<<20) /* PA20 / PGMD8  & RF   IRQ0    16 */
58
#define SW3_MASK        (1<<15) /* PA15 / PGM3   & TF   TIOA1   20 */
59
#define SW4_MASK        (1<<14) /* PA14 / PGMD2  & SPCK PWM3    21 */
60
#define SW_MASK         (SW1_MASK|SW2_MASK|SW3_MASK|SW4_MASK)
61
 
62
 
63
#define SW1     (1<<19) // PA19
64
#define SW2     (1<<20) // PA20
65
#define SW3     (1<<15) // PA15
66
#define SW4     (1<<14) // PA14
67
 
68
/*------------------*/
69
/* USART Definition */
70
/*------------------*/
71
/* SUB-D 9 points J3 DBGU*/
72
#define DBGU_RXD                AT91C_PA9_DRXD    /* JP11 must be close */
73
#define DBGU_TXD                AT91C_PA10_DTXD   /* JP12 must be close */
74
#define AT91C_DBGU_BAUD    115200   // Baud rate
75
 
76
#define US_RXD_PIN              AT91C_PA5_RXD0    /* JP9 must be close */
77
#define US_TXD_PIN              AT91C_PA6_TXD0    /* JP7 must be close */
78
#define US_RTS_PIN              AT91C_PA7_RTS0    /* JP8 must be close */
79
#define US_CTS_PIN              AT91C_PA8_CTS0    /* JP6 must be close */
80
 
81
/*--------------*/
82
/* Master Clock */
83
/*--------------*/
84
 
85
#define EXT_OC          18432000   // Exetrnal ocilator MAINCK
86
#define MCK             47923200   // MCK (PLLRC div by 2)
87
#define MCKKHz          (MCK/1000) //
88
 
89
#endif /* Board_h */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.