OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [ARM7_LPC2129_IAR/] [settings/] [Basic.dni] - Blame information for rev 800

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 577 jeremybenn
[DisAssemblyWindow]
2
NumStates=_ 1
3
State 1=_ 1
4
[JLinkDriver]
5
WatchVectorCatch=_ 0
6
WatchCond=_ 0
7
Watch0=_ 0 "" 0 "" 0 "" 0 "" 0 0 0 0
8
Watch1=_ 0 "" 0 "" 0 "" 0 "" 0 0 0 0
9
[Log file]
10
LoggingEnabled=_ 0
11
LogFile=_ ""
12
Category=_ 0
13
[TermIOLog]
14
LoggingEnabled=_ 0
15
LogFile=_ ""
16
[Disassemble mode]
17
mode=0
18
[Breakpoints]
19
Bp0=_ "Code" "{E:\Dev\FreeRTOS\Source\portable\IAR\AtmelSAM7\port.c}.141.1@1" 1 0 0 0 "" 0 ""
20
Count=1
21
[Low Level]
22
Pipeline mode=0
23
Initialized=0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.