OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [ARM7_LPC2129_IAR/] [settings/] [rtosdemo.dni] - Blame information for rev 866

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 577 jeremybenn 
[DisAssemblyWindow]
2 
NumStates=_ 1
3 
State 1=_ 1
4 
[JLinkDriver]
5 
WatchVectorCatch=_ 0
6 
WatchCond=_ 0
7 
Watch0=_ 0 "" 0 "" 0 "" 0 "" 0 0 0 0
8 
Watch1=_ 0 "" 0 "" 0 "" 0 "" 0 0 0 0
9 
[Low Level]
10 
Pipeline mode=1
11 
Initialized=0
12 
[Interrupts]
13 
Enabled=1
14 
[MemoryMap]
15 
Enabled=0
16 
TypeVolition=1
17 
UnspecRange=1
18 
ActionState=1
19 
[CodeCoverage]
20 
Enabled=_ 0
21 
[Profiling]
22 
Enabled=0
23 
[StackPlugin]
24 
Enabled=1
25 
OverflowWarningsEnabled=1
26 
WarningThreshold=90
27 
SpWarningsEnabled=1
28 
WarnHow=0
29 
UseTrigger=1
30 
TriggerName=main
31 
LimitSize=0
32 
ByteLimit=50
33 
[Log file]
34 
LoggingEnabled=_ 0
35 
LogFile=_ ""
36 
Category=_ 0
37 
[TermIOLog]
38 
LoggingEnabled=_ 0
39 
LogFile=_ ""
40 
[TraceHelper]
41 
Enabled=0
42 
ShowSource=1
43 
[Disassemble mode]
44 
mode=0
45 
[Breakpoints]
46 
Count=0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.