OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [ARM7_LPC2368_Eclipse/] [lpc2xxx_pp.cfg] - Blame information for rev 615

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 577 jeremybenn
#daemon configuration
2
telnet_port 4444
3
gdb_port 3333
4
 
5
#interface
6
interface parport
7
parport_port 0x378
8
parport_cable wiggler
9
jtag_speed 2
10
 
11
#use combined on interfaces or targets that can't set TRST/SRST separately
12
reset_config trst_and_srst srst_pulls_trst
13
 
14
#jtag scan chain
15
#format L IRC IRCM IDCODE (Length, IR Capture, IR Capture Mask, IDCODE)
16
jtag_device 4 0x1 0xf 0xe
17
 
18
#target configuration
19
daemon_startup reset
20
 
21
#target  
22
#target arm7tdmi    
23
target arm7tdmi little run_and_halt 0 arm7tdmi-s_r4
24
run_and_halt_time 0 30
25
 
26
working_area 0 0x40000000 0x40000 nobackup
27
 
28
#flash configuration
29
flash bank lpc2000 0x0 0x80000 0 0 0 lpc2000_v2 12000 calc_checksum
30
flash bank cfi 0x80000000 0x400000 2 2 0
31
 
32
# For more information about the configuration files, take a look at:
33
# http://openfacts.berlios.de/index-en.phtml?title=Open+On-Chip+Debugger

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.