OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [ARM7_STR75x_GCC/] [SystemFiles/] [STR75xFx0_DEF_FreeRTOS.ld] - Blame information for rev 577

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 577 jeremybenn
/*
2
Linker subscript for STR75xFx0 definitions
3
Copyright RAISONANCE 2005
4
You can use, modify and distribute thisfile freely, but without any waranty.
5
*/
6
 
7
 
8
/* Memory Spaces Definitions */
9
 
10
MEMORY
11
{
12
  FLASH (rx) : ORIGIN = 0x20000000, LENGTH = 128K
13
  FLASHB1 (rx) : ORIGIN = 0x200C0000, LENGTH = 16K
14
  RAM (xrw) : ORIGIN = 0x40000000, LENGTH = 16K
15
  EXTMEMB0 (rx) : ORIGIN = 0x60000000, LENGTH = 16M
16
  EXTMEMB1 (rx) : ORIGIN = 0x62000000, LENGTH = 16M
17
  EXTMEMB2 (rx) : ORIGIN = 0x64000000, LENGTH = 16M
18
  EXTMEMB3 (rx) : ORIGIN = 0x66000000, LENGTH = 16M
19
}
20
 
21
/* higher address of the user mode stack */
22
_estack = 0x40004000;
23
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.