| 1 |
577 |
jeremybenn |
/******************** (C) COPYRIGHT 2006 STMicroelectronics ********************
|
| 2 |
|
|
* File Name : 91x_conf.h
|
| 3 |
|
|
* Author : MCD Application Team
|
| 4 |
|
|
* Date First Issued : 03/31/2006 : Beta Version V0.1
|
| 5 |
|
|
* Description : Library configuration.
|
| 6 |
|
|
********************************************************************************
|
| 7 |
|
|
* History:
|
| 8 |
|
|
* 03/31/2006 : Beta Version V0.1
|
| 9 |
|
|
********************************************************************************
|
| 10 |
|
|
* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH
|
| 11 |
|
|
* CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS
|
| 12 |
|
|
* A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT
|
| 13 |
|
|
* OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT
|
| 14 |
|
|
* OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION
|
| 15 |
|
|
* CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
|
| 16 |
|
|
*******************************************************************************/
|
| 17 |
|
|
|
| 18 |
|
|
|
| 19 |
|
|
#ifndef __91x_CONF_H
|
| 20 |
|
|
#define __91x_CONF_H
|
| 21 |
|
|
|
| 22 |
|
|
/* To work in buffered mode just decomment the following line */
|
| 23 |
|
|
|
| 24 |
|
|
//#define Buffered
|
| 25 |
|
|
|
| 26 |
|
|
/* Comment the line below to put the library in release mode */
|
| 27 |
|
|
|
| 28 |
|
|
//#ifndef inline
|
| 29 |
|
|
// #define inline inline
|
| 30 |
|
|
//#endif
|
| 31 |
|
|
|
| 32 |
|
|
/************************* AHBAPB *************************/
|
| 33 |
|
|
#define _AHBAPB
|
| 34 |
|
|
#define _AHBAPB0
|
| 35 |
|
|
#define _AHBAPB1
|
| 36 |
|
|
/************************* VIC *************************/
|
| 37 |
|
|
#define _VIC
|
| 38 |
|
|
#define _VIC0
|
| 39 |
|
|
#define _VIC1
|
| 40 |
|
|
/************************* DMA *************************/
|
| 41 |
|
|
//#define _DMA
|
| 42 |
|
|
//#define _DMA_Channel0
|
| 43 |
|
|
//#define _DMA_Channel1
|
| 44 |
|
|
//#define _DMA_Channel2
|
| 45 |
|
|
//#define _DMA_Channel3
|
| 46 |
|
|
//#define _DMA_Channel4
|
| 47 |
|
|
//#define _DMA_Channel5
|
| 48 |
|
|
//#define _DMA_Channel6
|
| 49 |
|
|
//#define _DMA_Channel7
|
| 50 |
|
|
|
| 51 |
|
|
/************************* EMI *************************/
|
| 52 |
|
|
//#define _EMI
|
| 53 |
|
|
//#define _EMI_Bank0
|
| 54 |
|
|
//#define _EMI_Bank1
|
| 55 |
|
|
//#define _EMI_Bank2
|
| 56 |
|
|
//#define _EMI_Bank3
|
| 57 |
|
|
/************************* FMI *************************/
|
| 58 |
|
|
#define _FMI
|
| 59 |
|
|
/************************* WIU *************************/
|
| 60 |
|
|
//#define _WIU
|
| 61 |
|
|
/************************* TIM *************************/
|
| 62 |
|
|
#define _TIM
|
| 63 |
|
|
//#define _TIM0
|
| 64 |
|
|
//#define _TIM1
|
| 65 |
|
|
#define _TIM2
|
| 66 |
|
|
//#define _TIM3
|
| 67 |
|
|
/************************* GPIO ************************/
|
| 68 |
|
|
#define _GPIO
|
| 69 |
|
|
#define _GPIO0
|
| 70 |
|
|
#define _GPIO1
|
| 71 |
|
|
#define _GPIO2
|
| 72 |
|
|
#define _GPIO3
|
| 73 |
|
|
#define _GPIO4
|
| 74 |
|
|
#define _GPIO5
|
| 75 |
|
|
#define _GPIO6
|
| 76 |
|
|
#define _GPIO7
|
| 77 |
|
|
#define _GPIO8
|
| 78 |
|
|
#define _GPIO9
|
| 79 |
|
|
/************************* RTC *************************/
|
| 80 |
|
|
//#define _RTC
|
| 81 |
|
|
/************************* SCU *************************/
|
| 82 |
|
|
#define _SCU
|
| 83 |
|
|
/************************* MC **************************/
|
| 84 |
|
|
//#define _MC
|
| 85 |
|
|
/************************* UART ************************/
|
| 86 |
|
|
#define _UART
|
| 87 |
|
|
//#define _UART0
|
| 88 |
|
|
#define _UART1
|
| 89 |
|
|
//#define _UART2
|
| 90 |
|
|
/************************* SSP *************************/
|
| 91 |
|
|
//#define _SSP
|
| 92 |
|
|
//#define _SSP0
|
| 93 |
|
|
//#define _SSP1
|
| 94 |
|
|
/************************* CAN *************************/
|
| 95 |
|
|
//#define _CAN
|
| 96 |
|
|
/************************* ADC *************************/
|
| 97 |
|
|
//#define _ADC
|
| 98 |
|
|
/************************* WDG *************************/
|
| 99 |
|
|
#define _WDG
|
| 100 |
|
|
/************************* I2C *************************/
|
| 101 |
|
|
//#define _I2C
|
| 102 |
|
|
//#define _I2C0
|
| 103 |
|
|
//#define _I2C1
|
| 104 |
|
|
/************************ ENET *************************/
|
| 105 |
|
|
#define _ENET
|
| 106 |
|
|
/************************ DENET ************************/
|
| 107 |
|
|
//#define _DENET
|
| 108 |
|
|
|
| 109 |
|
|
/*---------------------------- _Main_Crystal frequency value (KHz)------------*/
|
| 110 |
|
|
|
| 111 |
|
|
#ifndef _Main_Crystal
|
| 112 |
|
|
#define _Main_Crystal 25000
|
| 113 |
|
|
#endif
|
| 114 |
|
|
/*------------------------------------------------------------------------------*/
|
| 115 |
|
|
|
| 116 |
|
|
|
| 117 |
|
|
#endif /* __91x_CONF_H */
|
| 118 |
|
|
|
| 119 |
|
|
/******************* (C) COPYRIGHT 2006 STMicroelectronics *****END OF FILE****/
|
