OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [ARM9_STR91X_IAR/] [Library/] [include/] [91x_vic.h] - Blame information for rev 577

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 577 jeremybenn
/******************** (C) COPYRIGHT 2006 STMicroelectronics ********************
2
* File Name          : 91x_vic.h
3
* Author             : MCD Application Team
4
* Date First Issued  : 05/18/2006 : Version 1.0
5
* Description        : This file contains all the functions prototypes for the
6
*                      VIC software library.
7
********************************************************************************
8
* History:
9
* 05/24/2006 : Version 1.1
10
* 05/18/2006 : Version 1.0
11
********************************************************************************
12
* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH
13
* CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS
14
* A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT
15
* OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT
16
* OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION
17
* CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
18
*******************************************************************************/
19
 
20
 
21
/* Define to prevent recursive inclusion ------------------------------------ */
22
#ifndef __91x_VIC_H
23
#define __91x_VIC_H
24
 
25
/* Includes ------------------------------------------------------------------*/
26
#include "91x_map.h"
27
#include "91x_it.h"
28
 
29
/* Exported types ------------------------------------------------------------*/
30
/* Type of interrupt */
31
typedef enum
32
{
33
 VIC_IRQ,
34
 VIC_FIQ
35
} VIC_ITLineMode;
36
 
37
/* Exported constants --------------------------------------------------------*/
38
 
39
/* VIC sources*/
40
 
41
#define WDG_ITLine        0
42
#define SW_ITLine         1
43
#define ARMRX_ITLine      2
44
#define ARMTX_ITLine      3
45
#define TIM0_ITLine       4
46
#define TIM1_ITLine       5
47
#define TIM2_ITLine       6
48
#define TIM3_ITLine       7
49
#define USBHP_ITLine      8
50
#define USBLP_ITLine      9
51
#define SCU_ITLine        10
52
#define ENET_ITLine      11
53
#define DMA_ITLine        12
54
#define CAN_ITLine        13
55
#define MC_ITLine         14
56
#define ADC_ITLine        15
57
#define UART0_ITLine      16
58
#define UART1_ITLine      17
59
#define UART2_ITLine      18
60
#define I2C0_ITLine       19
61
#define I2C1_ITLine       20
62
#define SSP0_ITLine       21
63
#define SSP1_ITLine       22
64
#define LVD_ITLine        23
65
#define RTC_ITLine        24
66
#define WIU_ITLine        25
67
#define EXTIT0_ITLine     26
68
#define EXTIT1_ITLine     27
69
#define EXTIT2_ITLine     28
70
#define EXTIT3_ITLine     29
71
#define USBWU_ITLine      30
72
#define PFQBC_ITLine      31
73
 
74
 
75
/* Module private variables --------------------------------------------------*/
76
/* Exported macro ------------------------------------------------------------*/
77
/* Private functions ---------------------------------------------------------*/
78
/* Exported functions ------------------------------------------------------- */
79
 
80
void VIC_DeInit(void);
81
FlagStatus VIC_GetIRQStatus(u16 VIC_Source);
82
FlagStatus VIC_GetFIQStatus(u16 VIC_Source);
83
FlagStatus VIC_GetSourceITStatus(u16 VIC_Source);
84
void VIC_ITCmd(u16 VIC_Source, FunctionalState VIC_NewState);
85
void VIC_SWITCmd(u16 VIC_Source, FunctionalState VIC_NewState);
86
void VIC_ProtectionCmd(FunctionalState VIC_NewState);
87
u32 VIC_GetCurrentISRAdd(VIC_TypeDef* VICx);
88
u32 VIC_GetISRVectAdd(u16 VIC_Source);
89
void VIC_Config(u16 VIC_Source, VIC_ITLineMode VIC_LineMode, u8 VIC_Priority);
90
 
91
#endif /* __91x_VIC_H */
92
 
93
/******************* (C) COPYRIGHT 2006 STMicroelectronics *****END OF FILE****/
94
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.