OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [ARM9_STR91X_IAR/] [lwip/] [include/] [arch/] [cc.h] - Blame information for rev 577

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 577 jeremybenn
/*
2
 * Copyright (c) 2001-2003 Swedish Institute of Computer Science.
3
 * All rights reserved.
4
 *
5
 * Redistribution and use in source and binary forms, with or without modification,
6
 * are permitted provided that the following conditions are met:
7
 *
8
 * 1. Redistributions of source code must retain the above copyright notice,
9
 *    this list of conditions and the following disclaimer.
10
 * 2. Redistributions in binary form must reproduce the above copyright notice,
11
 *    this list of conditions and the following disclaimer in the documentation
12
 *    and/or other materials provided with the distribution.
13
 * 3. The name of the author may not be used to endorse or promote products
14
 *    derived from this software without specific prior written permission.
15
 *
16
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
17
 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
18
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT
19
 * SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
20
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
21
 * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
22
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
23
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
24
 * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
25
 * OF SUCH DAMAGE.
26
 *
27
 * This file is part of the lwIP TCP/IP stack.
28
 *
29
 * Author: Adam Dunkels <adam@sics.se>
30
 * Author: Stefano Oliveri <stefano.oliveri@st.com>
31
 *
32
 */
33
#ifndef __CC_H__
34
#define __CC_H__
35
 
36
#include "cpu.h"
37
 
38
//#define LWIP_PROVIDE_ERRNO 1
39
#include "lwip_errno.h"
40
 
41
// Typedefs for the types used by lwip
42
 
43
typedef unsigned   char    u8_t;
44
typedef signed     char    s8_t;
45
typedef unsigned   short   u16_t;
46
typedef signed     short   s16_t;
47
typedef unsigned   long    u32_t;
48
typedef signed     long    s32_t;
49
typedef u32_t mem_ptr_t;
50
typedef int sys_prot_t;
51
 
52
// Compiler hints for packing lwip's structures
53
 
54
#define PACK_STRUCT_BEGIN
55
//#define PACK_STRUCT_BEGIN _Pragma("pack(2)")
56
#define PACK_STRUCT_STRUCT
57
#define PACK_STRUCT_END
58
//#define PACK_STRUCT_END _Pragma("pack()")
59
#define PACK_STRUCT_FIELD(x) x
60
 
61
// Platform specific diagnostic output
62
 
63
// non-fatal, print a message.
64
#define LWIP_PLATFORM_DIAG(x)
65
// fatal, print message and abandon execution.
66
#define LWIP_PLATFORM_ASSERT(x)
67
 
68
// "lightweight" synchronization mechanisms
69
 
70
// declare a protection state variable.
71
#define SYS_ARCH_DECL_PROTECT(x)
72
// enter protection mode.
73
#define SYS_ARCH_PROTECT(x)
74
// leave protection mode.
75
#define SYS_ARCH_UNPROTECT(x)
76
 
77
 
78
#endif /* __CC_H__ */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.