URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
589 |
jeremybenn |
[DisAssemblyWindow]
|
| 2 |
|
|
NumStates=_ 1
|
| 3 |
|
|
State 1=_ 1
|
| 4 |
|
|
[Watch]
|
| 5 |
|
|
Watch 1=_ 1 "usCurrentNumberOfTasks"
|
| 6 |
|
|
Watch 2=
|
| 7 |
|
|
Watch 3=
|
| 8 |
|
|
[CodeCoverage]
|
| 9 |
|
|
State=_ 0
|
| 10 |
|
|
[Profiling]
|
| 11 |
|
|
State=_ 0
|
| 12 |
|
|
[TermIOSettings]
|
| 13 |
|
|
Filename=_ ""
|
| 14 |
|
|
InputMode=_ 1
|
| 15 |
|
|
[QWatch]
|
| 16 |
|
|
WindowContent=_ 100 100 100 100
|
| 17 |
|
|
[Desktop-Debug]
|
| 18 |
|
|
Wnd0=_ "Watch" "open" 44 0 1 -1 -1 -1 -1 1139 276 1595 524 100 100 100 100
|
| 19 |
|
|
Wnd1=_ "Memory" "open" 44 0 1 -1 -1 -1 -1 1139 217 1591 939 1 1872 0 1872 0 1 0 1 0
|
| 20 |
|
|
Wnd2=_ "CallStack" "open" 44 0 1 -1 -1 -1 -1 30 699 277 1037 1
|
| 21 |
|
|
Wnd3=_ "Register" "open" 44 0 1 -1 -1 -1 -1 1237 0 1569 1019 0 0 0 0
|
| 22 |
|
|
Wnd4=_ "Register" "open" 44 0 1 -1 -1 -1 -1 40 264 1312 986 0 0 0 0
|
| 23 |
|
|
Wnd5=_ "Editor-DebugSource" "open" 44 0 1 -1 -1 -1 -1 169 991 1062 2036 "E:\Dev\FreeRTOS\Source\portable\IAR\ATMega323\portmacro.s90" 1 1 0 206 6825 6825
|
| 24 |
|
|
Wnd6=_ "Disassembly" "open" 44 0 1 -1 -1 -4 -28 586 28 1196 854
|
| 25 |
|
|
Wnd7=_ "Log" "closed" 44 0 1 -1 -1 -4 -28 872 845 1595 1069
|
| 26 |
|
|
Wnd8=_ "Locals" "closed" 44 0 1 -1 -1 -1 -1 1139 0 1595 276 100 100 100 100
|
| 27 |
|
|
Wnd9=_ "Terminal I/O" "closed" 44 0 1 -1 -1 -1 -1 1138 522 1595 826
|
| 28 |
|
|
Maximized=_ 0
|
| 29 |
|
|
Count=_ 10
|
| 30 |
|
|
[TermIOLog]
|
| 31 |
|
|
LoggingEnabled=_ 0
|
| 32 |
|
|
LogFile=_ ""
|
| 33 |
|
|
[Log file]
|
| 34 |
|
|
LoggingEnabled=_ 0
|
| 35 |
|
|
LogFile=_ ""
|
| 36 |
|
|
Category=_ 0
|
| 37 |
|
|
[Breakpoints]
|
| 38 |
|
|
Count=0
|
| 39 |
|
|
[TraceHelper]
|
| 40 |
|
|
Enabled=0
|
| 41 |
|
|
ShowSource=1
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.