OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [CORTEX_AT91SAM3U256_IAR/] [AT91Lib/] [peripherals/] [dbgu/] [dbgu.h] - Blame information for rev 595

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 580 jeremybenn
/* ----------------------------------------------------------------------------
2
 *         ATMEL Microcontroller Software Support
3
 * ----------------------------------------------------------------------------
4
 * Copyright (c) 2008, Atmel Corporation
5
 *
6
 * All rights reserved.
7
 *
8
 * Redistribution and use in source and binary forms, with or without
9
 * modification, are permitted provided that the following conditions are met:
10
 *
11
 * - Redistributions of source code must retain the above copyright notice,
12
 * this list of conditions and the disclaimer below.
13
 *
14
 * Atmel's name may not be used to endorse or promote products derived from
15
 * this software without specific prior written permission.
16
 *
17
 * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR
18
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
19
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
20
 * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,
21
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
23
 * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
24
 * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
25
 * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
26
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
 * ----------------------------------------------------------------------------
28
 */
29
 
30
//------------------------------------------------------------------------------
31
/// \unit
32
///
33
/// !Purpose
34
/// 
35
/// This module provides definitions and functions for using the Debug Unit
36
/// (DBGU).
37
///
38
/// It also overloads the fputc(), fputs() & putchar() functions so the printf()
39
/// method outputs its data on the DBGU. This behavior can be suppressed by
40
/// defining NOFPUT during compilation.
41
///
42
/// !Usage
43
/// 
44
/// -# Enable the DBGU pins (see pio & board.h).
45
/// -# Configure the DBGU using DBGU_Configure with the desired operating mode.
46
/// -# Send characters using DBGU_PutChar() or the printf() method.
47
/// -# Receive characters using DBGU_GetChar().
48
///
49
/// \note Unless specified, all the functions defined here operate synchronously;
50
/// i.e. they all wait the data is sent/received before returning.
51
//------------------------------------------------------------------------------
52
 
53
#ifndef DBGU_H
54
#define DBGU_H
55
 
56
//------------------------------------------------------------------------------
57
//         Definitions
58
//------------------------------------------------------------------------------
59
 
60
/// Standard operating mode (asynchronous, 8bit, no parity, 1 stop bit)
61
#define DBGU_STANDARD           AT91C_US_PAR_NONE
62
 
63
//------------------------------------------------------------------------------
64
//         Global functions
65
//------------------------------------------------------------------------------
66
 
67
extern void DBGU_Configure(
68
    unsigned int mode,
69
    unsigned int baudrate,
70
    unsigned int mck);
71
 
72
extern unsigned char DBGU_GetChar(void);
73
 
74
extern void DBGU_PutChar(unsigned char c);
75
 
76
extern unsigned int DBGU_IsRxReady(void);
77
 
78
#endif //#ifndef DBGU_H
79
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.