OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [CORTEX_AT91SAM3U256_IAR/] [AT91Lib/] [peripherals/] [irq/] [irq.h] - Blame information for rev 580

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 580 jeremybenn
/* ----------------------------------------------------------------------------
2
 *         ATMEL Microcontroller Software Support
3
 * ----------------------------------------------------------------------------
4
 * Copyright (c) 2008, Atmel Corporation
5
 *
6
 * All rights reserved.
7
 *
8
 * Redistribution and use in source and binary forms, with or without
9
 * modification, are permitted provided that the following conditions are met:
10
 *
11
 * - Redistributions of source code must retain the above copyright notice,
12
 * this list of conditions and the disclaimer below.
13
 *
14
 * Atmel's name may not be used to endorse or promote products derived from
15
 * this software without specific prior written permission.
16
 *
17
 * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR
18
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
19
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
20
 * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,
21
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
23
 * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
24
 * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
25
 * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
26
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
 * ----------------------------------------------------------------------------
28
 */
29
 
30
//------------------------------------------------------------------------------
31
/// \unit
32
///
33
/// !Purpose
34
///
35
/// Methods and definitions for configuring interrupts.
36
///
37
/// !Usage
38
///
39
/// -# Configure an interrupt source using IRQ_ConfigureIT
40
/// -# Enable or disable interrupt generation of a particular source with
41
///    IRQ_EnableIT and IRQ_DisableIT.
42
///
43
/// \note Most of the time, peripheral interrupts must be also configured
44
/// inside the peripheral itself.
45
//------------------------------------------------------------------------------
46
 
47
#ifndef IRQ_H
48
#define IRQ_H
49
 
50
//------------------------------------------------------------------------------
51
//         Headers
52
//------------------------------------------------------------------------------
53
 
54
#include <board.h>
55
#if defined(cortexm3)
56
#include <cmsis/core_cm3.h>
57
#endif
58
 
59
//------------------------------------------------------------------------------
60
//         Definitions
61
//------------------------------------------------------------------------------
62
#if defined(cortexm3)
63
#ifdef __NVIC_PRIO_BITS
64
#undef __NVIC_PRIO_BITS
65
#define __NVIC_PRIO_BITS           ((SCB->AIRCR & 0x700) >> 8)
66
#endif
67
#endif
68
 
69
//------------------------------------------------------------------------------
70
//         Global functions
71
//------------------------------------------------------------------------------
72
 
73
extern void IRQ_ConfigureIT(unsigned int source,
74
                            unsigned int mode,         // mode for AIC, priority for NVIC
75
                            void( *handler )( void )); // ISR
76
 
77
extern void IRQ_EnableIT(unsigned int source);
78
 
79
extern void IRQ_DisableIT(unsigned int source);
80
 
81
#endif //#ifndef IRQ_H
82
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.