OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [CORTEX_AT91SAM3U256_IAR/] [AT91Lib/] [peripherals/] [pit/] [pit.h] - Blame information for rev 580

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 580 jeremybenn
/* ----------------------------------------------------------------------------
2
 *         ATMEL Microcontroller Software Support
3
 * ----------------------------------------------------------------------------
4
 * Copyright (c) 2008, Atmel Corporation
5
 *
6
 * All rights reserved.
7
 *
8
 * Redistribution and use in source and binary forms, with or without
9
 * modification, are permitted provided that the following conditions are met:
10
 *
11
 * - Redistributions of source code must retain the above copyright notice,
12
 * this list of conditions and the disclaimer below.
13
 *
14
 * Atmel's name may not be used to endorse or promote products derived from
15
 * this software without specific prior written permission.
16
 *
17
 * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR
18
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
19
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
20
 * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,
21
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
23
 * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
24
 * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
25
 * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
26
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
 * ----------------------------------------------------------------------------
28
 */
29
 
30
//------------------------------------------------------------------------------
31
/// \unit
32
///
33
/// !Purpose
34
///
35
/// Interface for configuration the Periodic Interval Timer (PIT) peripheral.
36
///
37
/// !Usage
38
///
39
/// -# Initialize the PIT with the desired period using PIT_Init().
40
///    Alternatively, the Periodic Interval Value (PIV) can be configured
41
///    manually using PIT_SetPIV().
42
/// -# Start the PIT counting using PIT_Enable().
43
/// -# Enable & disable the PIT interrupt using PIT_EnableIT() and
44
///    PIT_DisableIT().
45
/// -# Retrieve the current status of the PIT using PIT_GetStatus().
46
/// -# To get the current value of the internal counter and the number of ticks
47
///    that have occurred, use either PIT_GetPIVR() or PIT_GetPIIR() depending
48
///    on whether you want the values to be cleared or not.
49
//------------------------------------------------------------------------------
50
 
51
#ifndef PIT_H
52
#define PIT_H
53
 
54
//------------------------------------------------------------------------------
55
//         Global Functions
56
//------------------------------------------------------------------------------
57
 
58
extern void PIT_Init(unsigned int period, unsigned int pit_frequency);
59
 
60
extern void PIT_SetPIV(unsigned int piv);
61
 
62
extern void PIT_Enable(void);
63
 
64
extern void PIT_EnableIT(void);
65
 
66
extern void PIT_DisableIT(void);
67
 
68
extern unsigned int PIT_GetMode(void);
69
 
70
extern unsigned int PIT_GetStatus(void);
71
 
72
extern unsigned int PIT_GetPIIR(void);
73
 
74
extern unsigned int PIT_GetPIVR(void);
75
 
76
#endif //#ifndef PIT_H
77
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.