OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [CORTEX_AT91SAM3U256_IAR/] [AT91Lib/] [peripherals/] [pwmc/] [pwmc.h] - Blame information for rev 588

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 580 jeremybenn
/* ----------------------------------------------------------------------------
2
 *         ATMEL Microcontroller Software Support
3
 * ----------------------------------------------------------------------------
4
 * Copyright (c) 2008, Atmel Corporation
5
 *
6
 * All rights reserved.
7
 *
8
 * Redistribution and use in source and binary forms, with or without
9
 * modification, are permitted provided that the following conditions are met:
10
 *
11
 * - Redistributions of source code must retain the above copyright notice,
12
 * this list of conditions and the disclaimer below.
13
 *
14
 * Atmel's name may not be used to endorse or promote products derived from
15
 * this software without specific prior written permission.
16
 *
17
 * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR
18
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
19
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
20
 * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,
21
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
23
 * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
24
 * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
25
 * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
26
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
 * ----------------------------------------------------------------------------
28
 */
29
 
30
//------------------------------------------------------------------------------
31
/// \unit
32
///
33
/// !Purpose
34
///
35
/// Interface for configuration the Pulse Width Modulation Controller (PWM) peripheral.
36
///
37
/// !Usage
38
///
39
///    -# Configures PWM clocks A & B to run at the given frequencies using
40
///       PWMC_ConfigureClocks().
41
///    -# Configure PWMC channel using PWMC_ConfigureChannel(), PWMC_SetPeriod()
42
///       and PWMC_SetDutyCycle().
43
///    -# Enable & disable channel using PWMC_EnableChannel() and 
44
///       PWMC_DisableChannel().
45
///    -# Enable & disable the period interrupt for the given PWM channel using 
46
///       PWMC_EnableChannelIt() and PWMC_DisableChannelIt().
47
///
48
/// Please refer to the list of functions in the #Overview# tab of this unit
49
/// for more detailed information.
50
//------------------------------------------------------------------------------
51
 
52
#ifndef PWMC_H
53
#define PWMC_H
54
 
55
//------------------------------------------------------------------------------
56
//         Global functions
57
//------------------------------------------------------------------------------
58
 
59
extern void PWMC_ConfigureChannel(
60
    unsigned char channel,
61
    unsigned int prescaler,
62
    unsigned int alignment,
63
    unsigned int polarity);
64
 
65
extern void PWMC_ConfigureClocks
66
    (unsigned int clka,
67
     unsigned int clkb,
68
     unsigned int mck);
69
 
70
extern void PWMC_SetPeriod(unsigned char channel, unsigned short period);
71
 
72
extern void PWMC_SetDutyCycle(unsigned char channel, unsigned short duty);
73
 
74
extern void PWMC_EnableChannel(unsigned char channel);
75
 
76
extern void PWMC_DisableChannel(unsigned char channel);
77
 
78
extern void PWMC_EnableChannelIt(unsigned char channel);
79
 
80
extern void PWMC_DisableChannelIt(unsigned char channel);
81
 
82
#endif //#ifndef PWMC_H
83
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.