OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [CORTEX_AT91SAM3U256_IAR/] [AT91Lib/] [peripherals/] [rtc/] [rtc.h] - Blame information for rev 580

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 580 jeremybenn
/* ----------------------------------------------------------------------------
2
 *         ATMEL Microcontroller Software Support
3
 * ----------------------------------------------------------------------------
4
 * Copyright (c) 2008, Atmel Corporation
5
 *
6
 * All rights reserved.
7
 *
8
 * Redistribution and use in source and binary forms, with or without
9
 * modification, are permitted provided that the following conditions are met:
10
 *
11
 * - Redistributions of source code must retain the above copyright notice,
12
 * this list of conditions and the disclaimer below.
13
 *
14
 * Atmel's name may not be used to endorse or promote products derived from
15
 * this software without specific prior written permission.
16
 *
17
 * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR
18
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
19
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
20
 * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,
21
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
23
 * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
24
 * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
25
 * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
26
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
 * ----------------------------------------------------------------------------
28
 */
29
 
30
#ifndef RTC_H
31
#define RTC_H
32
 
33
//------------------------------------------------------------------------------
34
//         Macro used
35
//------------------------------------------------------------------------------
36
#define RTC_HOUR_BIT_LEN_MASK   0x3F
37
#define RTC_MIN_BIT_LEN_MASK    0x7F
38
#define RTC_SEC_BIT_LEN_MASK    0x7F
39
#define RTC_CENT_BIT_LEN_MASK   0x7F
40
#define RTC_YEAR_BIT_LEN_MASK   0xFF
41
#define RTC_MONTH_BIT_LEN_MASK  0x1F
42
#define RTC_DATE_BIT_LEN_MASK   0x3F
43
#define RTC_WEEK_BIT_LEN_MASK   0x07
44
 
45
//------------------------------------------------------------------------------
46
//         Exported functions
47
//------------------------------------------------------------------------------
48
 
49
extern void RTC_SetHourMode(unsigned int mode);
50
 
51
extern unsigned int RTC_GetHourMode();
52
 
53
extern void RTC_EnableIt(unsigned int sources);
54
 
55
extern void RTC_DisableIt(unsigned int sources);
56
 
57
extern int RTC_SetTime(
58
        unsigned char hour,
59
        unsigned char minute,
60
        unsigned char second);
61
 
62
extern void RTC_GetTime(
63
        unsigned char *pHour,
64
        unsigned char *pMinute,
65
        unsigned char *pSecond);
66
 
67
extern int RTC_SetTimeAlarm(
68
        unsigned char *pHour,
69
        unsigned char *pMinute,
70
        unsigned char *pSecond);
71
 
72
void RTC_GetDate(
73
    unsigned short *pYear,
74
    unsigned char *pMonth,
75
    unsigned char *pDay,
76
    unsigned char *pWeek);
77
 
78
extern int RTC_SetDate(
79
    unsigned short year,
80
    unsigned char month,
81
    unsigned char day,
82
    unsigned char week);
83
 
84
extern int RTC_SetDateAlarm(unsigned char *pMonth, unsigned char *pDay);
85
 
86
extern void RTC_ClearSCCR(unsigned int mask);
87
 
88
extern unsigned int RTC_GetSR(unsigned int mask);
89
#endif //#ifndef RTC_H
90
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.