OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [CORTEX_AT91SAM3U256_IAR/] [AT91Lib/] [peripherals/] [rtt/] [rtt.h] - Blame information for rev 580

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 580 jeremybenn
/* ----------------------------------------------------------------------------
2
 *         ATMEL Microcontroller Software Support
3
 * ----------------------------------------------------------------------------
4
 * Copyright (c) 2008, Atmel Corporation
5
 *
6
 * All rights reserved.
7
 *
8
 * Redistribution and use in source and binary forms, with or without
9
 * modification, are permitted provided that the following conditions are met:
10
 *
11
 * - Redistributions of source code must retain the above copyright notice,
12
 * this list of conditions and the disclaimer below.
13
 *
14
 * Atmel's name may not be used to endorse or promote products derived from
15
 * this software without specific prior written permission.
16
 *
17
 * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR
18
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
19
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
20
 * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,
21
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
23
 * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
24
 * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
25
 * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
26
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
 * ----------------------------------------------------------------------------
28
 */
29
 
30
//-----------------------------------------------------------------------------
31
/// \unit
32
///
33
/// !Purpose
34
///
35
/// Implementation of RTT Real Time Timer controller.
36
///
37
/// !Contents
38
///
39
/// Please refer to the list of functions in the #Overview# tab of this unit
40
/// for more detailed information.
41
//-----------------------------------------------------------------------------
42
 
43
 
44
#ifndef RTT_H
45
#define RTT_H
46
 
47
//------------------------------------------------------------------------------
48
//         Headers
49
//------------------------------------------------------------------------------
50
 
51
#include <board.h>
52
 
53
//------------------------------------------------------------------------------
54
//         Definitions
55
//------------------------------------------------------------------------------
56
 
57
#ifndef AT91C_BASE_RTTC
58
    #define AT91C_BASE_RTTC         AT91C_BASE_RTTC0
59
#endif
60
 
61
//------------------------------------------------------------------------------
62
//         Exported functions
63
//------------------------------------------------------------------------------
64
 
65
extern void RTT_SetPrescaler(AT91S_RTTC *rtt, unsigned short prescaler);
66
 
67
extern unsigned int RTT_GetTime(AT91S_RTTC *rtt);
68
 
69
extern void RTT_EnableIT(AT91S_RTTC *rtt, unsigned int sources);
70
 
71
extern unsigned int RTT_GetStatus(AT91S_RTTC *rtt);
72
 
73
extern void RTT_SetAlarm(AT91S_RTTC *pRtt, unsigned int time);
74
 
75
#endif //#ifndef RTT_H
76
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.