OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [CORTEX_AT91SAM3U256_IAR/] [AT91Lib/] [peripherals/] [shdwc/] [shdwc.c] - Blame information for rev 580

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 580 jeremybenn
/* ----------------------------------------------------------------------------
2
 *         ATMEL Microcontroller Software Support
3
 * ----------------------------------------------------------------------------
4
 * Copyright (c) 2008, Atmel Corporation
5
 *
6
 * All rights reserved.
7
 *
8
 * Redistribution and use in source and binary forms, with or without
9
 * modification, are permitted provided that the following conditions are met:
10
 *
11
 * - Redistributions of source code must retain the above copyright notice,
12
 * this list of conditions and the disclaimer below.
13
 *
14
 * Atmel's name may not be used to endorse or promote products derived from
15
 * this software without specific prior written permission.
16
 *
17
 * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR
18
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
19
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
20
 * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,
21
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
23
 * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
24
 * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
25
 * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
26
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
 * ----------------------------------------------------------------------------
28
 */
29
 
30
//------------------------------------------------------------------------------
31
//         Headers
32
//------------------------------------------------------------------------------
33
 
34
#include "shdwc.h"
35
#include <utility/assert.h>
36
#include <utility/trace.h>
37
#include <utility/util.h>
38
 
39
//------------------------------------------------------------------------------
40
//         Global functions
41
//------------------------------------------------------------------------------
42
 
43
//------------------------------------------------------------------------------
44
/// Configure the Shut Down  and do it
45
/// \param rtt_enable
46
/// \param wk0_mode
47
/// \param wk0_debounce
48
//------------------------------------------------------------------------------  
49
void SHDWC_DoShutDown(
50
    unsigned char rtt_enable,
51
    unsigned char wk0_mode,
52
    unsigned char wk0_debounce
53
    )
54
{
55
    AT91C_BASE_SHDWC->SHDWC_SHMR =  (rtt_enable << 16) |
56
                                  wk0_mode | ( (wk0_debounce & 0xF) << 4);
57
 
58
   AT91C_BASE_SHDWC->SHDWC_SHCR = (0xA5 << 24) | 1;
59
}
60
 
61
//------------------------------------------------------------------------------
62
/// Get Status
63
//------------------------------------------------------------------------------  
64
unsigned int SHDWC_GetStatus(void)
65
{
66
    return AT91C_BASE_SHDWC->SHDWC_SHSR;
67
}
68
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.