OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [CORTEX_AT91SAM3U256_IAR/] [AT91Lib/] [peripherals/] [supc/] [supc.h] - Blame information for rev 580

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 580 jeremybenn
/* ----------------------------------------------------------------------------
2
 *         ATMEL Microcontroller Software Support
3
 * ----------------------------------------------------------------------------
4
 * Copyright (c) 2008, Atmel Corporation
5
 *
6
 * All rights reserved.
7
 *
8
 * Redistribution and use in source and binary forms, with or without
9
 * modification, are permitted provided that the following conditions are met:
10
 *
11
 * - Redistributions of source code must retain the above copyright notice,
12
 * this list of conditions and the disclaimer below.
13
 *
14
 * Atmel's name may not be used to endorse or promote products derived from
15
 * this software without specific prior written permission.
16
 *
17
 * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR
18
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
19
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
20
 * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,
21
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
23
 * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
24
 * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
25
 * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
26
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
 * ----------------------------------------------------------------------------
28
 */
29
 
30
#ifndef SUPC_H
31
#define SUPC_H
32
 
33
//------------------------------------------------------------------------------
34
//         Global functions
35
//------------------------------------------------------------------------------
36
 
37
extern void SUPC_EnableSlcd(unsigned char internal);
38
 
39
extern void SUPC_DisableSlcd(void);
40
 
41
extern void SUPC_SetSlcdVoltage(unsigned int voltage);
42
 
43
extern
44
#ifdef __ICCARM__
45
__ramfunc // IAR
46
#endif
47
void SUPC_EnableFlash(unsigned int time);
48
 
49
extern
50
#ifdef __ICCARM__
51
__ramfunc // IAR
52
#endif
53
void SUPC_DisableFlash(void);
54
 
55
extern void SUPC_SetVoltageOutput(unsigned int voltage);
56
 
57
extern void SUPC_EnableDeepMode(void);
58
 
59
extern void SUPC_EnableSram(void);
60
 
61
extern void SUPC_DisableSram(void);
62
 
63
extern void SUPC_EnableRtc(void);
64
 
65
extern void SUPC_DisableRtc(void);
66
 
67
extern void SUPC_SetBodSampling(unsigned int mode);
68
 
69
extern void SUPC_DisableDeepMode(void);
70
 
71
extern void SUPC_DisableVoltageRegulator(void);
72
 
73
extern void SUPC_Shutdown(void);
74
 
75
extern void SUPC_SetWakeUpSources(unsigned int sources);
76
 
77
extern void SUPC_SetWakeUpInputs(unsigned int inputs);
78
 
79
#endif //#ifndef SUPC_H
80
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.