OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [CORTEX_AT91SAM3U256_IAR/] [system/] [at91sam3u4/] [chip.h] - Blame information for rev 580

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 580 jeremybenn
/* ----------------------------------------------------------------------------
2
 *         ATMEL Microcontroller Software Support
3
 * ----------------------------------------------------------------------------
4
 * Copyright (c) 2008, Atmel Corporation
5
 *
6
 * All rights reserved.
7
 *
8
 * Redistribution and use in source and binary forms, with or without
9
 * modification, are permitted provided that the following conditions are met:
10
 *
11
 * - Redistributions of source code must retain the above copyright notice,
12
 * this list of conditions and the disclaimer below.
13
 *
14
 * Atmel's name may not be used to endorse or promote products derived from
15
 * this software without specific prior written permission.
16
 *
17
 * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR
18
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
19
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
20
 * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,
21
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
23
 * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
24
 * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
25
 * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
26
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
 * ----------------------------------------------------------------------------
28
 */
29
 
30
//------------------------------------------------------------------------------
31
/// \unit
32
/// !Purpose
33
///
34
/// Definition of AT91SAM3U4 characteristics and features
35
///
36
/// !Usage
37
/// -# For ARM core feature, see "AT91SAM3U4 - ARM core features".
38
/// -# For IP features, see "AT91SAM3U4 - IP features".
39
/// -# For misc, see "AT91SAM3U4 - Misc".
40
//------------------------------------------------------------------------------
41
 
42
#ifndef CHIP_H 
43
#define CHIP_H
44
 
45
//------------------------------------------------------------------------------
46
//         Headers
47
//------------------------------------------------------------------------------
48
 
49
//------------------------------------------------------------------------------
50
//         Definitions
51
//------------------------------------------------------------------------------
52
 
53
//------------------------------------------------------------------------------
54
/// \page "AT91SAM3U4 - ARM core features"
55
/// This page lists several characteristics related to the ARM core
56
///
57
 
58
//ARM core features
59
 
60
/// ARM core definition.
61
#define cortexm3
62
 
63
/// family definition.
64
#define at91sam3u
65
 
66
//------------------------------------------------------------------------------
67
 
68
//------------------------------------------------------------------------------
69
/// \page "AT91SAM3U4 - IP features"
70
/// This page lists several characteristics related to the embedded IP
71
///
72
 
73
//IP FEATURES
74
 
75
// EFC GPNVM number
76
#define CHIP_EFC_NUM_GPNVMS    3
77
 
78
/// Indicates chip has an Enhanced EFC. 
79
#define CHIP_FLASH_EEFC 
80
 
81
// DMA channels number
82
#define CHIP_DMA_CHANNEL_NUM   4
83
 
84
// Indicate chip has a nandflash controller. 
85
#define CHIP_NAND_CTRL
86
 
87
//------------------------------------------------------------------------------
88
 
89
//------------------------------------------------------------------------------
90
/// \page "AT91SAM3U4 - Misc "
91
/// This page lists misc features
92
///
93
 
94
//Misc 
95
 
96
//------------------------------------------------------------------------------
97
 
98
#endif //#ifndef CHIP_H
99
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.