OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [CORTEX_EFMG890F128_IAR/] [startup_efm32.s] - Blame information for rev 595

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 595 jeremybenn
;/*************************************************************************//**
2
; * @file:    startup_efm32.s
3
; * @purpose: CMSIS Cortex-M3 Core Device Startup File 
4
; *           for the Energy Micro 'EFM32G' Device Series 
5
; * @version 1.0.2
6
; * @date:    10. September 2009
7
; *----------------------------------------------------------------------------
8
; *
9
; * Copyright (C) 2009 ARM Limited. All rights reserved.
10
; *
11
; * ARM Limited (ARM) is supplying this software for use with Cortex-Mx 
12
; * processor based microcontrollers.  This file can be freely distributed 
13
; * within development tools that are supporting such ARM based processors. 
14
; *
15
; * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
16
; * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
17
; * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
18
; * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
19
; * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
20
; *
21
; ******************************************************************************/
22
 
23
 
24
;
25
; The modules in this file are included in the libraries, and may be replaced
26
; by any user-defined modules that define the PUBLIC symbol _program_start or
27
; a user defined start symbol.
28
; To override the cstartup defined in the library, simply add your modified
29
; version to the workbench project.
30
;
31
; The vector table is normally located at address 0.
32
; When debugging in RAM, it can be located in RAM, aligned to at least 2^6.
33
; The name "__vector_table" has special meaning for C-SPY:
34
; it is where the SP start value is found, and the NVIC vector
35
; table register (VTOR) is initialized to this address if != 0.
36
;
37
; Cortex-M version
38
;
39
        MODULE  ?cstartup
40
 
41
        ;; Forward declaration of sections.
42
        SECTION CSTACK:DATA:NOROOT(3)
43
 
44
        SECTION .intvec:CODE:NOROOT(2)
45
 
46
        EXTERN  __iar_program_start
47
        EXTERN  SystemInit
48
        PUBLIC  __vector_table
49
        PUBLIC  __vector_table_0x1c
50
        PUBLIC  __Vectors
51
        PUBLIC  __Vectors_End
52
        PUBLIC  __Vectors_Size
53
 
54
        DATA
55
 
56
__vector_table
57
        DCD     sfe(CSTACK)
58
        DCD     Reset_Handler
59
 
60
        DCD     NMI_Handler
61
        DCD     HardFault_Handler
62
        DCD     MemManage_Handler
63
        DCD     BusFault_Handler
64
        DCD     UsageFault_Handler
65
__vector_table_0x1c
66
        DCD     0
67
        DCD     0
68
        DCD     0
69
        DCD     0
70
        DCD     vPortSVCHandler
71
        DCD     DebugMon_Handler
72
        DCD     0
73
        DCD     xPortPendSVHandler
74
        DCD     xPortSysTickHandler
75
 
76
        ; External Interrupts
77
        DCD DMA_IRQHandler  ; 0: DMA Interrupt 
78
        DCD GPIO_EVEN_IRQHandler  ; 1: GPIO_EVEN Interrupt 
79
        DCD TIMER0_IRQHandler  ; 2: TIMER0 Interrupt 
80
        DCD USART0_RX_IRQHandler  ; 3: USART0_RX Interrupt 
81
        DCD USART0_TX_IRQHandler  ; 4: USART0_TX Interrupt 
82
        DCD ACMP0_IRQHandler  ; 5: ACMP0 Interrupt 
83
        DCD ADC0_IRQHandler  ; 6: ADC0 Interrupt 
84
        DCD DAC0_IRQHandler  ; 7: DAC0 Interrupt 
85
        DCD I2C0_IRQHandler  ; 8: I2C0 Interrupt 
86
        DCD GPIO_ODD_IRQHandler  ; 9: GPIO_ODD Interrupt 
87
        DCD TIMER1_IRQHandler  ; 10: TIMER1 Interrupt 
88
        DCD TIMER2_IRQHandler  ; 11: TIMER2 Interrupt 
89
        DCD USART1_RX_IRQHandler  ; 12: USART1_RX Interrupt 
90
        DCD USART1_TX_IRQHandler  ; 13: USART1_TX Interrupt 
91
        DCD USART2_RX_IRQHandler  ; 14: USART2_RX Interrupt 
92
        DCD USART2_TX_IRQHandler  ; 15: USART2_TX Interrupt 
93
        DCD UART0_RX_IRQHandler  ; 16: UART0_RX Interrupt 
94
        DCD UART0_TX_IRQHandler  ; 17: UART0_TX Interrupt 
95
        DCD LEUART0_IRQHandler  ; 18: LEUART0 Interrupt 
96
        DCD LEUART1_IRQHandler  ; 19: LEUART1 Interrupt 
97
        DCD LETIMER0_IRQHandler  ; 20: LETIMER0 Interrupt 
98
        DCD PCNT0_IRQHandler  ; 21: PCNT0 Interrupt 
99
        DCD PCNT1_IRQHandler  ; 22: PCNT1 Interrupt 
100
        DCD PCNT2_IRQHandler  ; 23: PCNT2 Interrupt 
101
        DCD SYSTICCK_IRQHandler;DCD RTC_IRQHandler  ; 24: RTC Interrupt 
102
        DCD CMU_IRQHandler  ; 25: CMU Interrupt 
103
        DCD VCMP_IRQHandler  ; 26: VCMP Interrupt 
104
        DCD LCD_IRQHandler  ; 27: LCD Interrupt 
105
        DCD MSC_IRQHandler  ; 28: MSC Interrupt 
106
        DCD AES_IRQHandler  ; 29: AES Interrupt 
107
 
108
__Vectors_End
109
__Vectors       EQU   __vector_table
110
__Vectors_Size  EQU     __Vectors_End - __Vectors
111
 
112
 
113
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
114
;;
115
;; Default interrupt handlers.
116
;;
117
        THUMB
118
 
119
        PUBWEAK Reset_Handler
120
        SECTION .text:CODE:REORDER(2)
121
Reset_Handler
122
        LDR     R0, =SystemInit
123
        BLX     R0
124
        LDR     R0, =__iar_program_start
125
        BX      R0
126
 
127
        PUBWEAK NMI_Handler
128
        SECTION .text:CODE:REORDER(1)
129
NMI_Handler
130
        B NMI_Handler
131
 
132
        PUBWEAK HardFault_Handler
133
        SECTION .text:CODE:REORDER(1)
134
HardFault_Handler
135
        B HardFault_Handler
136
 
137
        PUBWEAK MemManage_Handler
138
        SECTION .text:CODE:REORDER(1)
139
MemManage_Handler
140
        B MemManage_Handler
141
 
142
        PUBWEAK BusFault_Handler
143
        SECTION .text:CODE:REORDER(1)
144
BusFault_Handler
145
        B BusFault_Handler
146
 
147
        PUBWEAK UsageFault_Handler
148
        SECTION .text:CODE:REORDER(1)
149
UsageFault_Handler
150
        B UsageFault_Handler
151
 
152
        PUBWEAK vPortSVCHandler
153
        SECTION .text:CODE:REORDER(1)
154
vPortSVCHandler
155
        B vPortSVCHandler
156
 
157
        PUBWEAK DebugMon_Handler
158
        SECTION .text:CODE:REORDER(1)
159
DebugMon_Handler
160
        B DebugMon_Handler
161
 
162
        PUBWEAK xPortPendSVHandler
163
        SECTION .text:CODE:REORDER(1)
164
xPortPendSVHandler
165
        B xPortPendSVHandler
166
 
167
        PUBWEAK SYSTICCK_IRQHandler
168
        SECTION .text:CODE:REORDER(1)
169
SYSTICCK_IRQHandler
170
        B SYSTICCK_IRQHandler
171
        ; EFM32G specific interrupt handlers
172
 
173
        PUBWEAK DMA_IRQHandler
174
        SECTION .text:CODE:REORDER(1)
175
DMA_IRQHandler
176
        B DMA_IRQHandler
177
 
178
        PUBWEAK GPIO_EVEN_IRQHandler
179
        SECTION .text:CODE:REORDER(1)
180
GPIO_EVEN_IRQHandler
181
        B GPIO_EVEN_IRQHandler
182
 
183
        PUBWEAK TIMER0_IRQHandler
184
        SECTION .text:CODE:REORDER(1)
185
TIMER0_IRQHandler
186
        B TIMER0_IRQHandler
187
 
188
        PUBWEAK USART0_RX_IRQHandler
189
        SECTION .text:CODE:REORDER(1)
190
USART0_RX_IRQHandler
191
        B USART0_RX_IRQHandler
192
 
193
        PUBWEAK USART0_TX_IRQHandler
194
        SECTION .text:CODE:REORDER(1)
195
USART0_TX_IRQHandler
196
        B USART0_TX_IRQHandler
197
 
198
        PUBWEAK ACMP0_IRQHandler
199
        SECTION .text:CODE:REORDER(1)
200
ACMP0_IRQHandler
201
        B ACMP0_IRQHandler
202
 
203
        PUBWEAK ADC0_IRQHandler
204
        SECTION .text:CODE:REORDER(1)
205
ADC0_IRQHandler
206
        B ADC0_IRQHandler
207
 
208
        PUBWEAK DAC0_IRQHandler
209
        SECTION .text:CODE:REORDER(1)
210
DAC0_IRQHandler
211
        B DAC0_IRQHandler
212
 
213
        PUBWEAK I2C0_IRQHandler
214
        SECTION .text:CODE:REORDER(1)
215
I2C0_IRQHandler
216
        B I2C0_IRQHandler
217
 
218
        PUBWEAK GPIO_ODD_IRQHandler
219
        SECTION .text:CODE:REORDER(1)
220
GPIO_ODD_IRQHandler
221
        B GPIO_ODD_IRQHandler
222
 
223
        PUBWEAK TIMER1_IRQHandler
224
        SECTION .text:CODE:REORDER(1)
225
TIMER1_IRQHandler
226
        B TIMER1_IRQHandler
227
 
228
        PUBWEAK TIMER2_IRQHandler
229
        SECTION .text:CODE:REORDER(1)
230
TIMER2_IRQHandler
231
        B TIMER2_IRQHandler
232
 
233
        PUBWEAK USART1_RX_IRQHandler
234
        SECTION .text:CODE:REORDER(1)
235
USART1_RX_IRQHandler
236
        B USART1_RX_IRQHandler
237
 
238
        PUBWEAK USART1_TX_IRQHandler
239
        SECTION .text:CODE:REORDER(1)
240
USART1_TX_IRQHandler
241
        B USART1_TX_IRQHandler
242
 
243
        PUBWEAK USART2_RX_IRQHandler
244
        SECTION .text:CODE:REORDER(1)
245
USART2_RX_IRQHandler
246
        B USART2_RX_IRQHandler
247
 
248
        PUBWEAK USART2_TX_IRQHandler
249
        SECTION .text:CODE:REORDER(1)
250
USART2_TX_IRQHandler
251
        B USART2_TX_IRQHandler
252
 
253
        PUBWEAK UART0_RX_IRQHandler
254
        SECTION .text:CODE:REORDER(1)
255
UART0_RX_IRQHandler
256
        B UART0_RX_IRQHandler
257
 
258
        PUBWEAK UART0_TX_IRQHandler
259
        SECTION .text:CODE:REORDER(1)
260
UART0_TX_IRQHandler
261
        B UART0_TX_IRQHandler
262
 
263
        PUBWEAK LEUART0_IRQHandler
264
        SECTION .text:CODE:REORDER(1)
265
LEUART0_IRQHandler
266
        B LEUART0_IRQHandler
267
 
268
        PUBWEAK LEUART1_IRQHandler
269
        SECTION .text:CODE:REORDER(1)
270
LEUART1_IRQHandler
271
        B LEUART1_IRQHandler
272
 
273
        PUBWEAK LETIMER0_IRQHandler
274
        SECTION .text:CODE:REORDER(1)
275
LETIMER0_IRQHandler
276
        B LETIMER0_IRQHandler
277
 
278
        PUBWEAK PCNT0_IRQHandler
279
        SECTION .text:CODE:REORDER(1)
280
PCNT0_IRQHandler
281
        B PCNT0_IRQHandler
282
 
283
        PUBWEAK PCNT1_IRQHandler
284
        SECTION .text:CODE:REORDER(1)
285
PCNT1_IRQHandler
286
        B PCNT1_IRQHandler
287
 
288
        PUBWEAK PCNT2_IRQHandler
289
        SECTION .text:CODE:REORDER(1)
290
PCNT2_IRQHandler
291
        B PCNT2_IRQHandler
292
 
293
        PUBWEAK xPortSysTickHandler
294
        SECTION .text:CODE:REORDER(1)
295
xPortSysTickHandler
296
        B xPortSysTickHandler
297
 
298
        PUBWEAK CMU_IRQHandler
299
        SECTION .text:CODE:REORDER(1)
300
CMU_IRQHandler
301
        B CMU_IRQHandler
302
 
303
        PUBWEAK VCMP_IRQHandler
304
        SECTION .text:CODE:REORDER(1)
305
VCMP_IRQHandler
306
        B VCMP_IRQHandler
307
 
308
        PUBWEAK LCD_IRQHandler
309
        SECTION .text:CODE:REORDER(1)
310
LCD_IRQHandler
311
        B LCD_IRQHandler
312
 
313
        PUBWEAK MSC_IRQHandler
314
        SECTION .text:CODE:REORDER(1)
315
MSC_IRQHandler
316
        B MSC_IRQHandler
317
 
318
        PUBWEAK AES_IRQHandler
319
        SECTION .text:CODE:REORDER(1)
320
AES_IRQHandler
321
        B AES_IRQHandler
322
 
323
        END

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.