OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [CORTEX_LM3S102_GCC/] [standalone.ld] - Blame information for rev 831

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 581 jeremybenn
/******************************************************************************
2
 *
3
 * standalone.ld - Linker script for applications using startup.c and
4
 *                 DriverLib.
5
 *
6
 * Copyright (c) 2005,2006 Luminary Micro, Inc.  All rights reserved.
7
 *
8
 * Software License Agreement
9
 *
10
 * Luminary Micro, Inc. (LMI) is supplying this software for use solely and
11
 * exclusively on LMI's Stellaris Family of microcontroller products.
12
 *
13
 * The software is owned by LMI and/or its suppliers, and is protected under
14
 * applicable copyright laws.  All rights are reserved.  Any use in violation
15
 * of the foregoing restrictions may subject the user to criminal sanctions
16
 * under applicable laws, as well as to civil liability for the breach of the
17
 * terms and conditions of this license.
18
 *
19
 * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
20
 * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
21
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
22
 * LMI SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
23
 * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
24
 *
25
 *****************************************************************************/
26
 
27
MEMORY
28
{
29
    FLASH (rx) : ORIGIN = 0x00000000, LENGTH = 8K
30
    SRAM (rwx) : ORIGIN = 0x20000000, LENGTH = 2K
31
}
32
 
33
SECTIONS
34
{
35
    .text :
36
    {
37
        *(vectors)
38
        *(.text)
39
        *(.rodata*)
40
        *(.constdata*)
41
        _etext = .;
42
    } > FLASH
43
 
44
    .data : AT (ADDR(.text) + SIZEOF(.text))
45
    {
46
        _data = .;
47
        *(vtable)
48
        *(.data)
49
        _edata = .;
50
    } > SRAM
51
 
52
    .bss :
53
    {
54
        _bss = .;
55
        *(.bss)
56
        _ebss = .;
57
    } > SRAM
58
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.