OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [CORTEX_LPC1768_GCC_RedSuite/] [src/] [LPCUSB/] [usbinit.c] - Blame information for rev 589

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 581 jeremybenn
/*
2
        LPCUSB, an USB device driver for LPC microcontrollers
3
        Copyright (C) 2006 Bertrik Sikken (bertrik@sikken.nl)
4
 
5
        Redistribution and use in source and binary forms, with or without
6
        modification, are permitted provided that the following conditions are met:
7
 
8
        1. Redistributions of source code must retain the above copyright
9
           notice, this list of conditions and the following disclaimer.
10
        2. Redistributions in binary form must reproduce the above copyright
11
           notice, this list of conditions and the following disclaimer in the
12
           documentation and/or other materials provided with the distribution.
13
        3. The name of the author may not be used to endorse or promote products
14
           derived from this software without specific prior written permission.
15
 
16
        THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
17
        IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
18
        OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
19
        IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
20
        INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
21
        NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
22
        DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
23
        THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
24
        (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
25
        THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26
*/
27
 
28
 
29
/** @file
30
        USB stack initialisation
31
 */
32
 
33
 
34
#include "usbdebug.h"
35
#include "usbapi.h"
36
 
37
 
38
/** data storage area for standard requests */
39
static unsigned char    abStdReqData[8];
40
 
41
 
42
/**
43
        USB reset handler
44
 
45
        @param [in] bDevStatus  Device status
46
 */
47
static void HandleUsbReset(unsigned char bDevStatus)
48
{
49
        if (bDevStatus & DEV_STATUS_RESET) {
50
                DBG("\n!");
51
        }
52
}
53
 
54
 
55
/**
56
        Initialises the USB hardware and sets up the USB stack by
57
        installing default callbacks.
58
 
59
        @return TRUE if initialisation was successful
60
 */
61
BOOL USBInit(void)
62
{
63
        // init hardware
64
        USBHwInit();
65
 
66
        // register bus reset handler
67
        USBHwRegisterDevIntHandler(HandleUsbReset);
68
 
69
        // register control transfer handler on EP0
70
        USBHwRegisterEPIntHandler(0x00, USBHandleControlTransfer);
71
        USBHwRegisterEPIntHandler(0x80, USBHandleControlTransfer);
72
 
73
        // setup control endpoints
74
        USBHwEPConfig(0x00, MAX_PACKET_SIZE0);
75
        USBHwEPConfig(0x80, MAX_PACKET_SIZE0);
76
 
77
        // register standard request handler
78
        USBRegisterRequestHandler(REQTYPE_TYPE_STANDARD, USBHandleStandardRequest, abStdReqData);
79
 
80
        return TRUE;
81
}
82
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.