OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [CORTEX_LPC1768_IAR/] [Flash.mac] - Blame information for rev 596

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 581 jeremybenn
execUserReset()
2
{
3
  __writeMemory32(0x00000000, 0xE000ED08, "Memory"); //Vector table remap at 0x00000000
4
}
5
 
6
execUserPreload()
7
{
8
  // If the MAM values was wrong, a dummy read is necessary to get the flash memory in sync.
9
  __writeMemory32(0x00000001, 0x400FC040, "Memory"); // MEMMAP = 1
10
  __readMemory32(0x00000000, "Memory");
11
  __writeMemory32(0x00000000, 0xE000ED08, "Memory"); //Vector table remap at 0x00000000
12
}
13
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.