OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [CORTEX_LPC1768_IAR/] [system_LPC17xx.h] - Blame information for rev 581

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 581 jeremybenn
/******************************************************************************
2
 * @file:    system_LPC17xx.h
3
 * @purpose: CMSIS Cortex-M3 Device Peripheral Access Layer Header File
4
 *           for the NXP LPC17xx Device Series
5
 * @version: V1.0
6
 * @date:    25. Nov. 2008
7
 *----------------------------------------------------------------------------
8
 *
9
 * Copyright (C) 2008 ARM Limited. All rights reserved.
10
 *
11
 * ARM Limited (ARM) is supplying this software for use with Cortex-M3
12
 * processor based microcontrollers.  This file can be freely distributed
13
 * within development tools that are supporting such ARM based processors.
14
 *
15
 * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
16
 * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
17
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
18
 * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
19
 * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
20
 *
21
 ******************************************************************************/
22
 
23
 
24
#ifndef __SYSTEM_LPC17xx_H
25
#define __SYSTEM_LPC17xx_H
26
 
27
extern uint32_t SystemFrequency;    /*!< System Clock Frequency (Core Clock)  */
28
 
29
 
30
/**
31
 * Initialize the system
32
 *
33
 * @param  none
34
 * @return none
35
 *
36
 * @brief  Setup the microcontroller system.
37
 *         Initialize the System and update the SystemFrequency variable.
38
 */
39
extern void SystemInit (void);
40
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.