OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [CORTEX_MPU_LPC1768_GCC_RedSuite/] [src/] [rtosdemo_rdb1768_Debug.ld] - Blame information for rev 582

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 582 jeremybenn
/*
2
 * GENERATED FILE - DO NOT EDIT
3
 * (C) Code Red Technologies Ltd, 2008-9
4
 * Generated C linker script file for LPC1768
5
 * (created from nxp_lpc13_c.ld (v2.0.11 (200907061347)) on Thu Jul 09 12:44:31 BST 2009)
6
*/
7
 
8
GROUP(libgcc.a libc.a)
9
 
10
MEMORY
11
{
12
     FLASH (rx) : ORIGIN = 0x0 LENGTH = 0x80000
13
     SRAM (rwx) : ORIGIN = 0x10000000, LENGTH = 0x8000
14
         AHBRAM0   : ORIGIN = 0x2007c000, LENGTH = 0x4000
15
         AHBRAM1   : ORIGIN = 0x20080000, LENGTH = 0x4000
16
}
17
 
18
_vRamTop = ORIGIN( SRAM ) + LENGTH( SRAM );
19
 
20
/* Variables used by FreeRTOS-MPU. */
21
_Privileged_Functions_Region_Size = 16K;
22
_Privileged_Data_Region_Size = 256;
23
 
24
__FLASH_segment_start__ = ORIGIN( FLASH );
25
__FLASH_segment_end__ = __FLASH_segment_start__ + LENGTH( FLASH );
26
 
27
__privileged_functions_start__ = ORIGIN( FLASH );
28
__privileged_functions_end__ = __privileged_functions_start__ + _Privileged_Functions_Region_Size;
29
 
30
__SRAM_segment_start__ = ORIGIN( SRAM );
31
__SRAM_segment_end__ = __SRAM_segment_start__ + LENGTH( SRAM );
32
 
33
__privileged_data_start__ = ORIGIN( SRAM );
34
__privileged_data_end__ = ORIGIN( SRAM ) + _Privileged_Data_Region_Size;
35
 
36
ENTRY(ResetISR)
37
 
38
SECTIONS
39
{
40
        /* Privileged section at the start of the flash - vectors must be first
41
        whatever. */
42
        privileged_functions :
43
        {
44
                KEEP(*(.isr_vector))
45
                *(privileged_functions)
46
        } > FLASH
47
 
48
        .text :
49
        {
50
                /* Non privileged code kept out of the first 16K or flash. */
51
                . = __privileged_functions_start__ + _Privileged_Functions_Region_Size;
52
 
53
                *(.text*)
54
                *(.rodata*)
55
 
56
        } > FLASH
57
 
58
 
59
        /* for exception handling/unwind - some Newlib functions (in common with C++ and STDC++) use this. */
60
 
61
        .ARM.extab :
62
        {
63
                *(.ARM.extab* .gnu.linkonce.armextab.*)
64
        } > FLASH
65
 
66
        __exidx_start = .;
67
        .ARM.exidx :
68
        {
69
                *(.ARM.exidx* .gnu.linkonce.armexidx.*)
70
        } > FLASH
71
        __exidx_end = .;
72
 
73
        _etext = .;
74
 
75
        /* zero initialized data */
76
        privileged_data :
77
        {
78
                _bss = .;
79
                *(privileged_data)
80
                /* Non kernel data is kept out of the first 256 bytes of SRAM. */
81
        } > SRAM
82
 
83
        . = ORIGIN( SRAM ) + _Privileged_Data_Region_Size;
84
 
85
        .bss :
86
        {
87
                *(.bss*)
88
                *(COMMON)
89
                _ebss = .;
90
        } > SRAM
91
 
92
        .data : AT (__exidx_end)
93
        {
94
                _data = .;
95
                *(vtable)
96
                *(.data*)
97
                _edata = .;
98
        } > SRAM
99
 
100
 
101
        /* Where we put the heap with cr_clib */
102
        .cr_heap :
103
        {
104
                end = .;
105
                _pvHeapStart = .;
106
        } > SRAM
107
 
108
/*
109
        Note: (ref: M0000066)
110
        Moving the stack down by 16 is to work around a GDB bug.
111
        This space can be reclaimed for Production Builds.
112
*/
113
        _vStackTop = _vRamTop - 16;
114
 
115
        .ETHRAM :
116
        {
117
        } > AHBRAM0
118
 
119
        .USBRAM :
120
        {
121
        } > AHBRAM1
122
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.