OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [CORTEX_STM32F103_GCC_Rowley/] [ST Library/] [inc/] [cortexm3_macro.h] - Blame information for rev 582

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 582 jeremybenn
/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
2
* File Name          : cortexm3_macro.h
3
* Author             : MCD Application Team
4
* Version            : V2.0.1
5
* Date               : 06/13/2008
6
* Description        : Header file for cortexm3_macro.s.
7
********************************************************************************
8
* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
9
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
10
* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
11
* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
12
* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
13
* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
14
*******************************************************************************/
15
 
16
/* Define to prevent recursive inclusion -------------------------------------*/
17
#ifndef __CORTEXM3_MACRO_H
18
#define __CORTEXM3_MACRO_H
19
 
20
/* Includes ------------------------------------------------------------------*/
21
#include "stm32f10x_type.h"
22
 
23
/* Exported types ------------------------------------------------------------*/
24
/* Exported constants --------------------------------------------------------*/
25
/* Exported macro ------------------------------------------------------------*/
26
/* Exported functions ------------------------------------------------------- */
27
void __WFI(void);
28
void __WFE(void);
29
void __SEV(void);
30
void __ISB(void);
31
void __DSB(void);
32
void __DMB(void);
33
void __SVC(void);
34
u32 __MRS_CONTROL(void);
35
void __MSR_CONTROL(u32 Control);
36
u32 __MRS_PSP(void);
37
void __MSR_PSP(u32 TopOfProcessStack);
38
u32 __MRS_MSP(void);
39
void __MSR_MSP(u32 TopOfMainStack);
40
void __RESETPRIMASK(void);
41
void __SETPRIMASK(void);
42
u32 __READ_PRIMASK(void);
43
void __RESETFAULTMASK(void);
44
void __SETFAULTMASK(void);
45
u32 __READ_FAULTMASK(void);
46
void __BASEPRICONFIG(u32 NewPriority);
47
u32 __GetBASEPRI(void);
48
u16 __REV_HalfWord(u16 Data);
49
u32 __REV_Word(u32 Data);
50
 
51
#endif /* __CORTEXM3_MACRO_H */
52
 
53
/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.