OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [CORTEX_STM32F103_Keil/] [RTOSDemo.Uv2] - Blame information for rev 582

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 582 jeremybenn
### uVision2 Project, (C) Keil Software
2
### Do not modify !
3
 
4
Target (Target 1), 0x0004 // Tools: 'ARM-ADS'
5
 
6
Group (System)
7
Group (Demo Files)
8
Group (FreeRTOS files)
9
 
10
File 1,2,<.\STM32F10x.s>
11
File 1,1,<..\Common\drivers\ST\STM32F10xFWLib\src\lcd.c>
12
File 1,2,<..\Common\drivers\ST\STM32F10xFWLib\src\cortexm3_macro_rvds.s>
13
File 1,1,<.\STM32F10xFWLib\src\stm32f10x_usart.c>
14
File 1,1,<.\STM32F10xFWLib\src\stm32f10x_gpio.c>
15
File 1,1,<.\STM32F10xFWLib\src\stm32f10x_lib.c>
16
File 1,1,<.\STM32F10xFWLib\src\stm32f10x_nvic.c>
17
File 1,1,<.\STM32F10xFWLib\src\stm32f10x_rcc.c>
18
File 1,1,<.\STM32F10xFWLib\src\stm32f10x_spi.c>
19
File 1,1,<.\STM32F10xFWLib\src\stm32f10x_systick.c>
20
File 1,1,<.\STM32F10xFWLib\src\stm32f10x_tim.c>
21
File 2,1,<.\ParTest\ParTest.c>
22
File 2,1,<.\serial\serial.c>
23
File 2,1,<.\timertest.c>
24
File 2,1,<.\main.c>
25
File 2,1,<.\spi_flash.c>
26
File 2,1,<..\Common\Minimal\semtest.c>
27
File 2,1,<..\Common\Minimal\BlockQ.c>
28
File 2,1,<..\Common\Minimal\blocktim.c>
29
File 2,1,<..\Common\Minimal\comtest.c>
30
File 2,1,<..\Common\Minimal\death.c>
31
File 2,1,<..\Common\Minimal\flash.c>
32
File 2,1,<..\Common\Minimal\integer.c>
33
File 2,1,<..\Common\Minimal\PollQ.c>
34
File 3,1,<..\..\Source\tasks.c>
35
File 3,1,<..\..\Source\list.c>
36
File 3,1,<..\..\Source\queue.c>
37
File 3,1,<..\..\Source\portable\RVDS\ARM_CM3\port.c>
38
File 3,1,<..\..\Source\portable\MemMang\heap_2.c>
39
 
40
 
41
Options 1,0,0  // Target 'Target 1'
42
 Device (STM32F103VB)
43
 Vendor (STMicroelectronics)
44
 Cpu (IRAM(0x20000000-0x20004FFF) IROM(0x8000000-0x801FFFF) CLOCK(8000000) CPUTYPE("Cortex-M3"))
45
 FlashUt ()
46
 StupF ("STARTUP\ST\STM32F10x.s" ("STM32 Startup Code"))
47
 FlashDR (UL2CM3(-O14 -S0 -C0 -N00("ARM Cortex-M3") -D00(1BA00477) -L00(4) -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F10x_128 -FS08000000 -FL020000))
48
 DevID (4223)
49
 Rgf (stm32f10x_lib.h)
50
 Mem ()
51
 C ()
52
 A ()
53
 RL ()
54
 OH ()
55
 DBC_IFX ()
56
 DBC_CMS ()
57
 DBC_AMS ()
58
 DBC_LMS ()
59
 UseEnv=0
60
 EnvBin ()
61
 EnvInc ()
62
 EnvLib ()
63
 EnvReg (˙ST\STM32F10x\)
64
 OrgReg (˙ST\STM32F10x\)
65
 TgStat=16
66
 OutDir (.\)
67
 OutName (RTOSDemo)
68
 GenApp=1
69
 GenLib=0
70
 GenHex=0
71
 Debug=1
72
 Browse=1
73
 LstDir (.\)
74
 HexSel=1
75
 MG32K=0
76
 TGMORE=0
77
 RunUsr 0 0 <>
78
 RunUsr 1 0 <>
79
 BrunUsr 0 0 <>
80
 BrunUsr 1 0 <>
81
 CrunUsr 0 0 <>
82
 CrunUsr 1 0 <>
83
 SVCSID <>
84
 GLFLAGS=1790
85
 ADSFLGA { 243,31,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 }
86
 ACPUTYP ("Cortex-M3")
87
 RVDEV ()
88
 ADSTFLGA { 0,12,0,18,99,0,0,66,0,0,0,0,0,0,0,0,0,0,0,0 }
89
 OCMADSOCM { 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 }
90
 OCMADSIRAM { 0,0,0,0,32,0,80,0,0 }
91
 OCMADSIROM { 1,0,0,0,8,0,0,2,0 }
92
 OCMADSXRAM { 0,0,0,0,0,0,0,0,0 }
93
 OCR_RVCT { 1,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,1,0,0,0,8,0,0,2,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,80,0,0,0,0,0,0,0,0,0,0,0 }
94
 RV_STAVEC ()
95
 ADSCCFLG { 5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 }
96
 ADSCMISC ()
97
 ADSCDEFN (RVDS_ARMCM3_LM3S102)
98
 ADSCUDEF ()
99
 ADSCINCD (..\CORTEX_STM32F103_Keil;..\Common\include;..\..\Source\include;.\STM32F10xFWLib\inc)
100
 ADSASFLG { 1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 }
101
 ADSAMISC ()
102
 ADSADEFN ()
103
 ADSAUDEF ()
104
 ADSAINCD ()
105
 PropFld { 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 }
106
 IncBld=1
107
 AlwaysBuild=0
108
 GenAsm=0
109
 AsmAsm=0
110
 PublicsOnly=0
111
 StopCode=3
112
 CustArgs ()
113
 LibMods ()
114
 ADSLDFG { 17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 }
115
 ADSLDTA (0x08000000)
116
 ADSLDDA (0x20000000)
117
 ADSLDSC ()
118
 ADSLDIB ()
119
 ADSLDIC ()
120
 ADSLDMC ()
121
 ADSLDIF ()
122
 ADSLDDW ()
123
  OPTDL (SARMCM3.DLL)()(DARMSTM.DLL)(-pSTM32F103VB)(SARMCM3.DLL)()(TARMSTM.DLL)(-pSTM32F103VB)
124
  OPTDBG 42998,1,()()()()()()()()()() (BIN\UL2CM3.DLL)()()()
125
 FLASH1 { 9,0,0,0,1,0,0,0,1,16,0,0,0,0,0,0,0,0,0,0 }
126
 FLASH2 (BIN\UL2CM3.DLL)
127
 FLASH3 ("" ())
128
 FLASH4 ()
129
EndOpt
130
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.