OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [CORTEX_STM32L152_IAR/] [settings/] [RTOSDemo.dni] - Blame information for rev 582

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 582 jeremybenn
[DebugChecksum]
2
Checksum=1802430239
3
[DisAssemblyWindow]
4
NumStates=_ 1
5
State 1=_ 1
6
[InstructionProfiling]
7
Enabled=_ 0
8
[CodeCoverage]
9
Enabled=_ 0
10
[Profiling]
11
Enabled=0
12
[Exceptions]
13
StopOnUncaught=_ 0
14
StopOnThrow=_ 0
15
[StackPlugin]
16
Enabled=1
17
OverflowWarningsEnabled=1
18
WarningThreshold=90
19
SpWarningsEnabled=1
20
WarnHow=0
21
UseTrigger=1
22
TriggerName=main
23
LimitSize=0
24
ByteLimit=50
25
[SWOTraceHWSettings]
26
CpuClock=32000000
27
ClockAutoDetect=1
28
ClockWanted=6000000
29
JtagSpeed=2000000
30
Prescaler=16
31
TimeStampPrescIndex=0
32
TimeStampPrescData=0
33
PcSampCYCTAP=1
34
PcSampPOSTCNT=15
35
PcSampIndex=0
36
DataLogMode=0
37
ITMportsEnable=1
38
ITMportsTermIO=1
39
ITMportsLogFile=0
40
ITMlogFile=$PROJ_DIR$\ITM.log
41
[Interrupts]
42
Enabled=1
43
[MemoryMap]
44
Enabled=0
45
Base=0
46
UseAuto=0
47
TypeViolation=1
48
UnspecRange=1
49
ActionState=1
50
[TraceHelper]
51
Enabled=0
52
ShowSource=1
53
[DataLog]
54
LogEnabled=0
55
SumEnabled=0
56
GraphEnabled=0
57
ShowTimeLog=1
58
ShowTimeSum=1
59
[InterruptLog]
60
LogEnabled=0
61
SumEnabled=0
62
GraphEnabled=0
63
ShowTimeLog=1
64
ShowTimeSum=1
65
SumSortOrder=0
66
[PowerLog]
67
LogEnabled=0
68
GraphEnabled=0
69
ShowTimeLog=1
70
ShowTimeSum=0
71
Title0=Power [mA]
72
Setup0=0 1 0 500 2 0 4 1 0
73
[Log file]
74
LoggingEnabled=_ 0
75
LogFile=_ ""
76
Category=_ 0
77
[TermIOLog]
78
LoggingEnabled=_ 0
79
LogFile=_ ""
80
[SWOTraceWindow]
81
PcSampling=0
82
InterruptLogs=0
83
ForcedTimeStamps=0
84
EventCPI=0
85
EventEXC=0
86
EventFOLD=0
87
EventLSU=0
88
EventSLEEP=0
89
[TraceHelperExtra]
90
Enabled=0
91
ShowSource=1
92
[CallStackLog]
93
Enabled=0
94
[DriverProfiling]
95
Enabled=0
96
Mode=3
97
Graph=0
98
Symbiont=0
99
[Disassemble mode]
100
mode=0
101
[Breakpoints]
102
Count=0
103
[Aliases]
104
Count=0
105
SuppressDialog=0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.