OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [ColdFire_MCF52221_CodeWarrior/] [headers/] [MCF52221_CCM.h] - Blame information for rev 578

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 578 jeremybenn
/* Coldfire C Header File
2
 * Copyright Freescale Semiconductor Inc
3
 * All rights reserved.
4
 *
5
 * 2008/05/23 Revision: 0.95
6
 *
7
 * (c) Copyright UNIS, a.s. 1997-2008
8
 * UNIS, a.s.
9
 * Jundrovska 33
10
 * 624 00 Brno
11
 * Czech Republic
12
 * http      : www.processorexpert.com
13
 * mail      : info@processorexpert.com
14
 */
15
 
16
#ifndef __MCF52221_CCM_H__
17
#define __MCF52221_CCM_H__
18
 
19
 
20
/*********************************************************************
21
*
22
* Chip Configuration Module (CCM)
23
*
24
*********************************************************************/
25
 
26
/* Register read/write macros */
27
#define MCF_CCM_CCR                          (*(vuint16*)(0x40110004))
28
#define MCF_CCM_RCON                         (*(vuint16*)(0x40110008))
29
#define MCF_CCM_CIR                          (*(vuint16*)(0x4011000A))
30
 
31
 
32
/* Bit definitions and macros for MCF_CCM_CCR */
33
#define MCF_CCM_CCR_Mode(x)                  (((x)&0x7)<<0x8)
34
#define MCF_CCM_CCR_MODE_SINGLECHIP          (0x600)
35
#define MCF_CCM_CCR_MODE_EZPORT              (0x500)
36
 
37
/* Bit definitions and macros for MCF_CCM_RCON */
38
#define MCF_CCM_RCON_MODE                    (0x1)
39
#define MCF_CCM_RCON_RLOAD                   (0x20)
40
 
41
/* Bit definitions and macros for MCF_CCM_CIR */
42
#define MCF_CCM_CIR_PRN(x)                   (((x)&0x3F)<<0)
43
#define MCF_CCM_CIR_PIN(x)                   (((x)&0x3FF)<<0x6)
44
 
45
 
46
#endif /* __MCF52221_CCM_H__ */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.