OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [ColdFire_MCF52221_CodeWarrior/] [headers/] [MCF52221_PMM.h] - Blame information for rev 578

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 578 jeremybenn 
/* Coldfire C Header File
2 
 * Copyright Freescale Semiconductor Inc
3 
 * All rights reserved.
4 
 *
5 
 * 2008/05/23 Revision: 0.95
6 
 *
7 
 * (c) Copyright UNIS, a.s. 1997-2008
8 
 * UNIS, a.s.
9 
 * Jundrovska 33
10 
 * 624 00 Brno
11 
 * Czech Republic
12 
 * http      : www.processorexpert.com
13 
 * mail      : info@processorexpert.com
14 
 */
15 
 
16 
#ifndef __MCF52221_PMM_H__
17 
#define __MCF52221_PMM_H__
18 
 
19 
 
20 
/*********************************************************************
21 
*
22 
* Power Management (PMM)
23 
*
24 
*********************************************************************/
25 
 
26 
/* Register read/write macros */
27 
#define MCF_PMM_LPICR                        (*(vuint8 *)(0x40000012))
28 
#define MCF_PMM_LPCR                         (*(vuint8 *)(0x40110007))
29 
 
30 
 
31 
/* Bit definitions and macros for MCF_PMM_LPICR */
32 
#define MCF_PMM_LPICR_XLPM_IPL(x)            (((x)&0x7)<<0x4)
33 
#define MCF_PMM_LPICR_ENBSTOP                (0x80)
34 
 
35 
/* Bit definitions and macros for MCF_PMM_LPCR */
36 
#define MCF_PMM_LPCR_STPMD                   (0x8)
37 
#define MCF_PMM_LPCR_LPMD(x)                 (((x)&0x3)<<0x6)
38 
#define MCF_PMM_LPCR_LPMD_RUN                (0)
39 
#define MCF_PMM_LPCR_LPMD_DOZE               (0x40)
40 
#define MCF_PMM_LPCR_LPMD_WAIT               (0x80)
41 
#define MCF_PMM_LPCR_LPMD_STOP               (0xC0)
42 
 
43 
 
44 
#endif /* __MCF52221_PMM_H__ */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.