OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [ColdFire_MCF52221_CodeWarrior/] [headers/] [MCF52221_RCM.h] - Blame information for rev 578

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 578 jeremybenn
/* Coldfire C Header File
2
 * Copyright Freescale Semiconductor Inc
3
 * All rights reserved.
4
 *
5
 * 2008/05/23 Revision: 0.95
6
 *
7
 * (c) Copyright UNIS, a.s. 1997-2008
8
 * UNIS, a.s.
9
 * Jundrovska 33
10
 * 624 00 Brno
11
 * Czech Republic
12
 * http      : www.processorexpert.com
13
 * mail      : info@processorexpert.com
14
 */
15
 
16
#ifndef __MCF52221_RCM_H__
17
#define __MCF52221_RCM_H__
18
 
19
 
20
/*********************************************************************
21
*
22
* Reset Controller Module (RCM)
23
*
24
*********************************************************************/
25
 
26
/* Register read/write macros */
27
#define MCF_RCM_RCR                          (*(vuint8 *)(0x40110000))
28
#define MCF_RCM_RSR                          (*(vuint8 *)(0x40110001))
29
 
30
 
31
/* Bit definitions and macros for MCF_RCM_RCR */
32
#define MCF_RCM_RCR_LVDE                     (0x1)
33
#define MCF_RCM_RCR_LVDRE                    (0x4)
34
#define MCF_RCM_RCR_LVDIE                    (0x8)
35
#define MCF_RCM_RCR_LVDF                     (0x10)
36
#define MCF_RCM_RCR_FRCRSTOUT                (0x40)
37
#define MCF_RCM_RCR_SOFTRST                  (0x80)
38
 
39
/* Bit definitions and macros for MCF_RCM_RSR */
40
#define MCF_RCM_RSR_LOL                      (0x1)
41
#define MCF_RCM_RSR_LOC                      (0x2)
42
#define MCF_RCM_RSR_EXT                      (0x4)
43
#define MCF_RCM_RSR_POR                      (0x8)
44
#define MCF_RCM_RSR_SOFT                     (0x20)
45
#define MCF_RCM_RSR_LVD                      (0x40)
46
 
47
 
48
#endif /* __MCF52221_RCM_H__ */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.