OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [ColdFire_MCF52233_Eclipse/] [RTOSDemo/] [FreeRTOS_Tick_Setup.c] - Blame information for rev 609

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 578 jeremybenn
/*
2
    FreeRTOS V6.1.1 - Copyright (C) 2011 Real Time Engineers Ltd.
3
 
4
    ***************************************************************************
5
    *                                                                         *
6
    * If you are:                                                             *
7
    *                                                                         *
8
    *    + New to FreeRTOS,                                                   *
9
    *    + Wanting to learn FreeRTOS or multitasking in general quickly       *
10
    *    + Looking for basic training,                                        *
11
    *    + Wanting to improve your FreeRTOS skills and productivity           *
12
    *                                                                         *
13
    * then take a look at the FreeRTOS books - available as PDF or paperback  *
14
    *                                                                         *
15
    *        "Using the FreeRTOS Real Time Kernel - a Practical Guide"        *
16
    *                  http://www.FreeRTOS.org/Documentation                  *
17
    *                                                                         *
18
    * A pdf reference manual is also available.  Both are usually delivered   *
19
    * to your inbox within 20 minutes to two hours when purchased between 8am *
20
    * and 8pm GMT (although please allow up to 24 hours in case of            *
21
    * exceptional circumstances).  Thank you for your support!                *
22
    *                                                                         *
23
    ***************************************************************************
24
 
25
    This file is part of the FreeRTOS distribution.
26
 
27
    FreeRTOS is free software; you can redistribute it and/or modify it under
28
    the terms of the GNU General Public License (version 2) as published by the
29
    Free Software Foundation AND MODIFIED BY the FreeRTOS exception.
30
    ***NOTE*** The exception to the GPL is included to allow you to distribute
31
    a combined work that includes FreeRTOS without being obliged to provide the
32
    source code for proprietary components outside of the FreeRTOS kernel.
33
    FreeRTOS is distributed in the hope that it will be useful, but WITHOUT
34
    ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
35
    FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
36
    more details. You should have received a copy of the GNU General Public
37
    License and the FreeRTOS license exception along with FreeRTOS; if not it
38
    can be viewed here: http://www.freertos.org/a00114.html and also obtained
39
    by writing to Richard Barry, contact details for whom are available on the
40
    FreeRTOS WEB site.
41
 
42
    1 tab == 4 spaces!
43
 
44
    http://www.FreeRTOS.org - Documentation, latest information, license and
45
    contact details.
46
 
47
    http://www.SafeRTOS.com - A version that is certified for use in safety
48
    critical systems.
49
 
50
    http://www.OpenRTOS.com - Commercial support, development, porting,
51
    licensing and training services.
52
*/
53
 
54
#include "FreeRTOS.h"
55
#include "task.h"
56
 
57
/* Constants used to configure the interrupts. */
58
#define portPRESCALE_VALUE                      64
59
#define portPRESCALE_REG_SETTING        ( 5 << 8 )
60
#define portPIT_INTERRUPT_ENABLED       ( 0x08 )
61
#define configPIT0_INTERRUPT_VECTOR     ( 55 )
62
 
63
/*
64
 * FreeRTOS.org requires two interrupts - a tick interrupt generated from a
65
 * timer source, and a spare interrupt vector used for context switching.
66
 * The configuration below uses PIT0 for the former, and vector 16 for the
67
 * latter.  **IF YOUR APPLICATION HAS BOTH OF THESE INTERRUPTS FREE THEN YOU DO
68
 * NOT NEED TO CHANGE ANY OF THIS CODE** - otherwise instructions are provided
69
 * here for using alternative interrupt sources.
70
 *
71
 * To change the tick interrupt source:
72
 *
73
 *      1) Modify vApplicationSetupInterrupts() below to be correct for whichever
74
 *      peripheral is to be used to generate the tick interrupt.
75
 *
76
 *      2) Change the name of the function __cs3_isr_interrupt_119() defined within
77
 *      this file to be correct for the interrupt vector used by the timer peripheral.
78
 *      The name of the function should contain the vector number, so by default vector
79
 *      number 119 is being used.
80
 *
81
 *      3) Make sure the tick interrupt is cleared within the interrupt handler function.
82
 *  Currently __cs3_isr_interrupt_119() clears the PIT0 interrupt.
83
 *
84
 * To change the spare interrupt source:
85
 *
86
 *  1) Modify vApplicationSetupInterrupts() below to be correct for whichever
87
 *  interrupt vector is to be used.  Make sure you use a spare interrupt on interrupt
88
 *  controller 0, otherwise the register used to request context switches will also
89
 *  require modification.  By default vector 16 is used which is free on most MCF52xxx
90
 *  devices.
91
 *
92
 *  2) Change the definition of configYIELD_INTERRUPT_VECTOR within FreeRTOSConfig.h
93
 *  to be correct for your chosen interrupt vector.
94
 *
95
 *  3) Change the name of the function __cs3_isr_interrupt_80() within portasm.S
96
 *  to be correct for whichever vector number is being used.  By default interrupt
97
 *  controller 0 vector number 16 is used, which corresponds to vector number 80.
98
 */
99
void vApplicationSetupInterrupts( void )
100
{
101
const unsigned portSHORT usCompareMatchValue = ( ( configCPU_CLOCK_HZ / portPRESCALE_VALUE ) / configTICK_RATE_HZ );
102
 
103
    /* Configure interrupt priority and level and unmask interrupt for PIT0. */
104
    MCF_INTC0_ICR55 = ( 1 | ( configKERNEL_INTERRUPT_PRIORITY << 3 ) );
105
    MCF_INTC0_IMRH &= ~( MCF_INTC_IMRH_INT_MASK55 );
106
 
107
    /* Do the same for vector 16 (interrupt controller 0).  I don't think the
108
    write to MCF_INTC0_IMRH is actually required here but is included for
109
    completeness. */
110
    MCF_INTC0_ICR16 = ( 0 | ( configKERNEL_INTERRUPT_PRIORITY << 3 ) );
111
    MCF_INTC0_IMRH &= ~( MCF_INTC_IPRL_INT16 );
112
 
113
    /* Configure PIT0 to generate the RTOS tick. */
114
    MCF_PIT0_PCSR |= MCF_PIT_PCSR_PIF;
115
    MCF_PIT0_PCSR = ( portPRESCALE_REG_SETTING | MCF_PIT_PCSR_PIE | MCF_PIT_PCSR_RLD | MCF_PIT_PCSR_EN );
116
        MCF_PIT0_PMR = usCompareMatchValue;
117
}
118
/*-----------------------------------------------------------*/
119
 
120
void __attribute__ ((interrupt)) __cs3_isr_interrupt_119( void )
121
{
122
unsigned portLONG ulSavedInterruptMask;
123
 
124
        /* Clear the PIT0 interrupt. */
125
        MCF_PIT0_PCSR |= MCF_PIT_PCSR_PIF;
126
 
127
        /* Increment the RTOS tick. */
128
        ulSavedInterruptMask = portSET_INTERRUPT_MASK_FROM_ISR();
129
                vTaskIncrementTick();
130
        portCLEAR_INTERRUPT_MASK_FROM_ISR( ulSavedInterruptMask );
131
 
132
        /* If we are using the pre-emptive scheduler then also request a
133
        context switch as incrementing the tick could have unblocked a task. */
134
        #if configUSE_PREEMPTION == 1
135
        {
136
                taskYIELD();
137
        }
138
        #endif
139
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.