1 |
578 |
jeremybenn |
/* Coldfire C Header File
|
2 |
|
|
* Copyright Freescale Semiconductor Inc
|
3 |
|
|
* All rights reserved.
|
4 |
|
|
*
|
5 |
|
|
* 2007/03/19 Revision: 0.91
|
6 |
|
|
*/
|
7 |
|
|
|
8 |
|
|
#ifndef __MCF52235_EPORT_H__
|
9 |
|
|
#define __MCF52235_EPORT_H__
|
10 |
|
|
|
11 |
|
|
|
12 |
|
|
/*********************************************************************
|
13 |
|
|
*
|
14 |
|
|
* Edge Port Module (EPORT)
|
15 |
|
|
*
|
16 |
|
|
*********************************************************************/
|
17 |
|
|
|
18 |
|
|
/* Register read/write macros */
|
19 |
|
|
#define MCF_EPORT0_EPPAR (*(vuint16*)(&__IPSBAR[0x130000]))
|
20 |
|
|
#define MCF_EPORT0_EPDDR (*(vuint8 *)(&__IPSBAR[0x130002]))
|
21 |
|
|
#define MCF_EPORT0_EPIER (*(vuint8 *)(&__IPSBAR[0x130003]))
|
22 |
|
|
#define MCF_EPORT0_EPDR (*(vuint8 *)(&__IPSBAR[0x130004]))
|
23 |
|
|
#define MCF_EPORT0_EPPDR (*(vuint8 *)(&__IPSBAR[0x130005]))
|
24 |
|
|
#define MCF_EPORT0_EPFR (*(vuint8 *)(&__IPSBAR[0x130006]))
|
25 |
|
|
|
26 |
|
|
#define MCF_EPORT1_EPPAR (*(vuint16*)(&__IPSBAR[0x140000]))
|
27 |
|
|
#define MCF_EPORT1_EPDDR (*(vuint8 *)(&__IPSBAR[0x140002]))
|
28 |
|
|
#define MCF_EPORT1_EPIER (*(vuint8 *)(&__IPSBAR[0x140003]))
|
29 |
|
|
#define MCF_EPORT1_EPDR (*(vuint8 *)(&__IPSBAR[0x140004]))
|
30 |
|
|
#define MCF_EPORT1_EPPDR (*(vuint8 *)(&__IPSBAR[0x140005]))
|
31 |
|
|
#define MCF_EPORT1_EPFR (*(vuint8 *)(&__IPSBAR[0x140006]))
|
32 |
|
|
|
33 |
|
|
#define MCF_EPORT_EPPAR(x) (*(vuint16*)(&__IPSBAR[0x130000 + ((x)*0x10000)]))
|
34 |
|
|
#define MCF_EPORT_EPDDR(x) (*(vuint8 *)(&__IPSBAR[0x130002 + ((x)*0x10000)]))
|
35 |
|
|
#define MCF_EPORT_EPIER(x) (*(vuint8 *)(&__IPSBAR[0x130003 + ((x)*0x10000)]))
|
36 |
|
|
#define MCF_EPORT_EPDR(x) (*(vuint8 *)(&__IPSBAR[0x130004 + ((x)*0x10000)]))
|
37 |
|
|
#define MCF_EPORT_EPPDR(x) (*(vuint8 *)(&__IPSBAR[0x130005 + ((x)*0x10000)]))
|
38 |
|
|
#define MCF_EPORT_EPFR(x) (*(vuint8 *)(&__IPSBAR[0x130006 + ((x)*0x10000)]))
|
39 |
|
|
|
40 |
|
|
|
41 |
|
|
/* Bit definitions and macros for MCF_EPORT_EPPAR */
|
42 |
|
|
#define MCF_EPORT_EPPAR_EPPA1(x) (((x)&0x3)<<0x2)
|
43 |
|
|
#define MCF_EPORT_EPPAR_EPPA1_LEVEL (0)
|
44 |
|
|
#define MCF_EPORT_EPPAR_EPPA1_RISING (0x4)
|
45 |
|
|
#define MCF_EPORT_EPPAR_EPPA1_FALLING (0x8)
|
46 |
|
|
#define MCF_EPORT_EPPAR_EPPA1_BOTH (0xC)
|
47 |
|
|
#define MCF_EPORT_EPPAR_EPPA2(x) (((x)&0x3)<<0x4)
|
48 |
|
|
#define MCF_EPORT_EPPAR_EPPA2_LEVEL (0)
|
49 |
|
|
#define MCF_EPORT_EPPAR_EPPA2_RISING (0x10)
|
50 |
|
|
#define MCF_EPORT_EPPAR_EPPA2_FALLING (0x20)
|
51 |
|
|
#define MCF_EPORT_EPPAR_EPPA2_BOTH (0x30)
|
52 |
|
|
#define MCF_EPORT_EPPAR_EPPA3(x) (((x)&0x3)<<0x6)
|
53 |
|
|
#define MCF_EPORT_EPPAR_EPPA3_LEVEL (0)
|
54 |
|
|
#define MCF_EPORT_EPPAR_EPPA3_RISING (0x40)
|
55 |
|
|
#define MCF_EPORT_EPPAR_EPPA3_FALLING (0x80)
|
56 |
|
|
#define MCF_EPORT_EPPAR_EPPA3_BOTH (0xC0)
|
57 |
|
|
#define MCF_EPORT_EPPAR_EPPA4(x) (((x)&0x3)<<0x8)
|
58 |
|
|
#define MCF_EPORT_EPPAR_EPPA4_LEVEL (0)
|
59 |
|
|
#define MCF_EPORT_EPPAR_EPPA4_RISING (0x100)
|
60 |
|
|
#define MCF_EPORT_EPPAR_EPPA4_FALLING (0x200)
|
61 |
|
|
#define MCF_EPORT_EPPAR_EPPA4_BOTH (0x300)
|
62 |
|
|
#define MCF_EPORT_EPPAR_EPPA5(x) (((x)&0x3)<<0xA)
|
63 |
|
|
#define MCF_EPORT_EPPAR_EPPA5_LEVEL (0)
|
64 |
|
|
#define MCF_EPORT_EPPAR_EPPA5_RISING (0x400)
|
65 |
|
|
#define MCF_EPORT_EPPAR_EPPA5_FALLING (0x800)
|
66 |
|
|
#define MCF_EPORT_EPPAR_EPPA5_BOTH (0xC00)
|
67 |
|
|
#define MCF_EPORT_EPPAR_EPPA6(x) (((x)&0x3)<<0xC)
|
68 |
|
|
#define MCF_EPORT_EPPAR_EPPA6_LEVEL (0)
|
69 |
|
|
#define MCF_EPORT_EPPAR_EPPA6_RISING (0x1000)
|
70 |
|
|
#define MCF_EPORT_EPPAR_EPPA6_FALLING (0x2000)
|
71 |
|
|
#define MCF_EPORT_EPPAR_EPPA6_BOTH (0x3000)
|
72 |
|
|
#define MCF_EPORT_EPPAR_EPPA7(x) (((x)&0x3)<<0xE)
|
73 |
|
|
#define MCF_EPORT_EPPAR_EPPA7_LEVEL (0)
|
74 |
|
|
#define MCF_EPORT_EPPAR_EPPA7_RISING (0x4000)
|
75 |
|
|
#define MCF_EPORT_EPPAR_EPPA7_FALLING (0x8000)
|
76 |
|
|
#define MCF_EPORT_EPPAR_EPPA7_BOTH (0xC000)
|
77 |
|
|
#define MCF_EPORT_EPPAR_LEVEL (0)
|
78 |
|
|
#define MCF_EPORT_EPPAR_RISING (0x1)
|
79 |
|
|
#define MCF_EPORT_EPPAR_FALLING (0x2)
|
80 |
|
|
#define MCF_EPORT_EPPAR_BOTH (0x3)
|
81 |
|
|
|
82 |
|
|
/* Bit definitions and macros for MCF_EPORT_EPDDR */
|
83 |
|
|
#define MCF_EPORT_EPDDR_EPDD1 (0x2)
|
84 |
|
|
#define MCF_EPORT_EPDDR_EPDD2 (0x4)
|
85 |
|
|
#define MCF_EPORT_EPDDR_EPDD3 (0x8)
|
86 |
|
|
#define MCF_EPORT_EPDDR_EPDD4 (0x10)
|
87 |
|
|
#define MCF_EPORT_EPDDR_EPDD5 (0x20)
|
88 |
|
|
#define MCF_EPORT_EPDDR_EPDD6 (0x40)
|
89 |
|
|
#define MCF_EPORT_EPDDR_EPDD7 (0x80)
|
90 |
|
|
|
91 |
|
|
/* Bit definitions and macros for MCF_EPORT_EPIER */
|
92 |
|
|
#define MCF_EPORT_EPIER_EPIE1 (0x2)
|
93 |
|
|
#define MCF_EPORT_EPIER_EPIE2 (0x4)
|
94 |
|
|
#define MCF_EPORT_EPIER_EPIE3 (0x8)
|
95 |
|
|
#define MCF_EPORT_EPIER_EPIE4 (0x10)
|
96 |
|
|
#define MCF_EPORT_EPIER_EPIE5 (0x20)
|
97 |
|
|
#define MCF_EPORT_EPIER_EPIE6 (0x40)
|
98 |
|
|
#define MCF_EPORT_EPIER_EPIE7 (0x80)
|
99 |
|
|
|
100 |
|
|
/* Bit definitions and macros for MCF_EPORT_EPDR */
|
101 |
|
|
#define MCF_EPORT_EPDR_EPD1 (0x2)
|
102 |
|
|
#define MCF_EPORT_EPDR_EPD2 (0x4)
|
103 |
|
|
#define MCF_EPORT_EPDR_EPD3 (0x8)
|
104 |
|
|
#define MCF_EPORT_EPDR_EPD4 (0x10)
|
105 |
|
|
#define MCF_EPORT_EPDR_EPD5 (0x20)
|
106 |
|
|
#define MCF_EPORT_EPDR_EPD6 (0x40)
|
107 |
|
|
#define MCF_EPORT_EPDR_EPD7 (0x80)
|
108 |
|
|
|
109 |
|
|
/* Bit definitions and macros for MCF_EPORT_EPPDR */
|
110 |
|
|
#define MCF_EPORT_EPPDR_EPPD1 (0x2)
|
111 |
|
|
#define MCF_EPORT_EPPDR_EPPD2 (0x4)
|
112 |
|
|
#define MCF_EPORT_EPPDR_EPPD3 (0x8)
|
113 |
|
|
#define MCF_EPORT_EPPDR_EPPD4 (0x10)
|
114 |
|
|
#define MCF_EPORT_EPPDR_EPPD5 (0x20)
|
115 |
|
|
#define MCF_EPORT_EPPDR_EPPD6 (0x40)
|
116 |
|
|
#define MCF_EPORT_EPPDR_EPPD7 (0x80)
|
117 |
|
|
|
118 |
|
|
/* Bit definitions and macros for MCF_EPORT_EPFR */
|
119 |
|
|
#define MCF_EPORT_EPFR_EPF1 (0x2)
|
120 |
|
|
#define MCF_EPORT_EPFR_EPF2 (0x4)
|
121 |
|
|
#define MCF_EPORT_EPFR_EPF3 (0x8)
|
122 |
|
|
#define MCF_EPORT_EPFR_EPF4 (0x10)
|
123 |
|
|
#define MCF_EPORT_EPFR_EPF5 (0x20)
|
124 |
|
|
#define MCF_EPORT_EPFR_EPF6 (0x40)
|
125 |
|
|
#define MCF_EPORT_EPFR_EPF7 (0x80)
|
126 |
|
|
|
127 |
|
|
/* Bit definitions and macros for MCF_EPORT_EPPAR */
|
128 |
|
|
#define MCF_EPORT_EPPAR_EPPA8(x) (((x)&0x3)<<0)
|
129 |
|
|
#define MCF_EPORT_EPPAR_EPPA8_LEVEL (0)
|
130 |
|
|
#define MCF_EPORT_EPPAR_EPPA8_RISING (0x1)
|
131 |
|
|
#define MCF_EPORT_EPPAR_EPPA8_FALLING (0x2)
|
132 |
|
|
#define MCF_EPORT_EPPAR_EPPA8_BOTH (0x3)
|
133 |
|
|
#define MCF_EPORT_EPPAR_EPPA9(x) (((x)&0x3)<<0x2)
|
134 |
|
|
#define MCF_EPORT_EPPAR_EPPA9_LEVEL (0)
|
135 |
|
|
#define MCF_EPORT_EPPAR_EPPA9_RISING (0x4)
|
136 |
|
|
#define MCF_EPORT_EPPAR_EPPA9_FALLING (0x8)
|
137 |
|
|
#define MCF_EPORT_EPPAR_EPPA9_BOTH (0xC)
|
138 |
|
|
#define MCF_EPORT_EPPAR_EPPA10(x) (((x)&0x3)<<0x4)
|
139 |
|
|
#define MCF_EPORT_EPPAR_EPPA10_LEVEL (0)
|
140 |
|
|
#define MCF_EPORT_EPPAR_EPPA10_RISING (0x10)
|
141 |
|
|
#define MCF_EPORT_EPPAR_EPPA10_FALLING (0x20)
|
142 |
|
|
#define MCF_EPORT_EPPAR_EPPA10_BOTH (0x30)
|
143 |
|
|
#define MCF_EPORT_EPPAR_EPPA11(x) (((x)&0x3)<<0x6)
|
144 |
|
|
#define MCF_EPORT_EPPAR_EPPA11_LEVEL (0)
|
145 |
|
|
#define MCF_EPORT_EPPAR_EPPA11_RISING (0x40)
|
146 |
|
|
#define MCF_EPORT_EPPAR_EPPA11_FALLING (0x80)
|
147 |
|
|
#define MCF_EPORT_EPPAR_EPPA11_BOTH (0xC0)
|
148 |
|
|
#define MCF_EPORT_EPPAR_EPPA12(x) (((x)&0x3)<<0x8)
|
149 |
|
|
#define MCF_EPORT_EPPAR_EPPA12_LEVEL (0)
|
150 |
|
|
#define MCF_EPORT_EPPAR_EPPA12_RISING (0x100)
|
151 |
|
|
#define MCF_EPORT_EPPAR_EPPA12_FALLING (0x200)
|
152 |
|
|
#define MCF_EPORT_EPPAR_EPPA12_BOTH (0x300)
|
153 |
|
|
#define MCF_EPORT_EPPAR_EPPA13(x) (((x)&0x3)<<0xA)
|
154 |
|
|
#define MCF_EPORT_EPPAR_EPPA13_LEVEL (0)
|
155 |
|
|
#define MCF_EPORT_EPPAR_EPPA13_RISING (0x400)
|
156 |
|
|
#define MCF_EPORT_EPPAR_EPPA13_FALLING (0x800)
|
157 |
|
|
#define MCF_EPORT_EPPAR_EPPA13_BOTH (0xC00)
|
158 |
|
|
#define MCF_EPORT_EPPAR_EPPA14(x) (((x)&0x3)<<0xC)
|
159 |
|
|
#define MCF_EPORT_EPPAR_EPPA14_LEVEL (0)
|
160 |
|
|
#define MCF_EPORT_EPPAR_EPPA14_RISING (0x1000)
|
161 |
|
|
#define MCF_EPORT_EPPAR_EPPA14_FALLING (0x2000)
|
162 |
|
|
#define MCF_EPORT_EPPAR_EPPA14_BOTH (0x3000)
|
163 |
|
|
#define MCF_EPORT_EPPAR_EPPA15(x) (((x)&0x3)<<0xE)
|
164 |
|
|
#define MCF_EPORT_EPPAR_EPPA15_LEVEL (0)
|
165 |
|
|
#define MCF_EPORT_EPPAR_EPPA15_RISING (0x4000)
|
166 |
|
|
#define MCF_EPORT_EPPAR_EPPA15_FALLING (0x8000)
|
167 |
|
|
#define MCF_EPORT_EPPAR_EPPA15_BOTH (0xC000)
|
168 |
|
|
|
169 |
|
|
/* Bit definitions and macros for MCF_EPORT_EPDDR */
|
170 |
|
|
#define MCF_EPORT_EPDDR_EPDD8 (0x1)
|
171 |
|
|
#define MCF_EPORT_EPDDR_EPDD9 (0x2)
|
172 |
|
|
#define MCF_EPORT_EPDDR_EPDD10 (0x4)
|
173 |
|
|
#define MCF_EPORT_EPDDR_EPDD11 (0x8)
|
174 |
|
|
#define MCF_EPORT_EPDDR_EPDD12 (0x10)
|
175 |
|
|
#define MCF_EPORT_EPDDR_EPDD13 (0x20)
|
176 |
|
|
#define MCF_EPORT_EPDDR_EPDD14 (0x40)
|
177 |
|
|
#define MCF_EPORT_EPDDR_EPDD15 (0x80)
|
178 |
|
|
|
179 |
|
|
/* Bit definitions and macros for MCF_EPORT_EPIER */
|
180 |
|
|
#define MCF_EPORT_EPIER_EPIE8 (0x1)
|
181 |
|
|
#define MCF_EPORT_EPIER_EPIE9 (0x2)
|
182 |
|
|
#define MCF_EPORT_EPIER_EPIE10 (0x4)
|
183 |
|
|
#define MCF_EPORT_EPIER_EPIE11 (0x8)
|
184 |
|
|
#define MCF_EPORT_EPIER_EPIE12 (0x10)
|
185 |
|
|
#define MCF_EPORT_EPIER_EPIE13 (0x20)
|
186 |
|
|
#define MCF_EPORT_EPIER_EPIE14 (0x40)
|
187 |
|
|
#define MCF_EPORT_EPIER_EPIE15 (0x80)
|
188 |
|
|
|
189 |
|
|
/* Bit definitions and macros for MCF_EPORT_EPDR */
|
190 |
|
|
#define MCF_EPORT_EPDR_EPD8 (0x1)
|
191 |
|
|
#define MCF_EPORT_EPDR_EPD9 (0x2)
|
192 |
|
|
#define MCF_EPORT_EPDR_EPD10 (0x4)
|
193 |
|
|
#define MCF_EPORT_EPDR_EPD11 (0x8)
|
194 |
|
|
#define MCF_EPORT_EPDR_EPD12 (0x10)
|
195 |
|
|
#define MCF_EPORT_EPDR_EPD13 (0x20)
|
196 |
|
|
#define MCF_EPORT_EPDR_EPD14 (0x40)
|
197 |
|
|
#define MCF_EPORT_EPDR_EPD15 (0x80)
|
198 |
|
|
|
199 |
|
|
/* Bit definitions and macros for MCF_EPORT_EPPDR */
|
200 |
|
|
#define MCF_EPORT_EPPDR_EPPD8 (0x1)
|
201 |
|
|
#define MCF_EPORT_EPPDR_EPPD9 (0x2)
|
202 |
|
|
#define MCF_EPORT_EPPDR_EPPD10 (0x4)
|
203 |
|
|
#define MCF_EPORT_EPPDR_EPPD11 (0x8)
|
204 |
|
|
#define MCF_EPORT_EPPDR_EPPD12 (0x10)
|
205 |
|
|
#define MCF_EPORT_EPPDR_EPPD13 (0x20)
|
206 |
|
|
#define MCF_EPORT_EPPDR_EPPD14 (0x40)
|
207 |
|
|
#define MCF_EPORT_EPPDR_EPPD15 (0x80)
|
208 |
|
|
|
209 |
|
|
/* Bit definitions and macros for MCF_EPORT_EPFR */
|
210 |
|
|
#define MCF_EPORT_EPFR_EPF8 (0x1)
|
211 |
|
|
#define MCF_EPORT_EPFR_EPF9 (0x2)
|
212 |
|
|
#define MCF_EPORT_EPFR_EPF10 (0x4)
|
213 |
|
|
#define MCF_EPORT_EPFR_EPF11 (0x8)
|
214 |
|
|
#define MCF_EPORT_EPFR_EPF12 (0x10)
|
215 |
|
|
#define MCF_EPORT_EPFR_EPF13 (0x20)
|
216 |
|
|
#define MCF_EPORT_EPFR_EPF14 (0x40)
|
217 |
|
|
#define MCF_EPORT_EPFR_EPF15 (0x80)
|
218 |
|
|
|
219 |
|
|
|
220 |
|
|
#endif /* __MCF52235_EPORT_H__ */
|