OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [ColdFire_MCF52259_CodeWarrior/] [FreeRTOS_Tick_Setup.c] - Blame information for rev 578

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 578 jeremybenn
/*
2
    FreeRTOS V6.1.1 - Copyright (C) 2011 Real Time Engineers Ltd.
3
 
4
    ***************************************************************************
5
    *                                                                         *
6
    * If you are:                                                             *
7
    *                                                                         *
8
    *    + New to FreeRTOS,                                                   *
9
    *    + Wanting to learn FreeRTOS or multitasking in general quickly       *
10
    *    + Looking for basic training,                                        *
11
    *    + Wanting to improve your FreeRTOS skills and productivity           *
12
    *                                                                         *
13
    * then take a look at the FreeRTOS books - available as PDF or paperback  *
14
    *                                                                         *
15
    *        "Using the FreeRTOS Real Time Kernel - a Practical Guide"        *
16
    *                  http://www.FreeRTOS.org/Documentation                  *
17
    *                                                                         *
18
    * A pdf reference manual is also available.  Both are usually delivered   *
19
    * to your inbox within 20 minutes to two hours when purchased between 8am *
20
    * and 8pm GMT (although please allow up to 24 hours in case of            *
21
    * exceptional circumstances).  Thank you for your support!                *
22
    *                                                                         *
23
    ***************************************************************************
24
 
25
    This file is part of the FreeRTOS distribution.
26
 
27
    FreeRTOS is free software; you can redistribute it and/or modify it under
28
    the terms of the GNU General Public License (version 2) as published by the
29
    Free Software Foundation AND MODIFIED BY the FreeRTOS exception.
30
    ***NOTE*** The exception to the GPL is included to allow you to distribute
31
    a combined work that includes FreeRTOS without being obliged to provide the
32
    source code for proprietary components outside of the FreeRTOS kernel.
33
    FreeRTOS is distributed in the hope that it will be useful, but WITHOUT
34
    ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
35
    FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
36
    more details. You should have received a copy of the GNU General Public
37
    License and the FreeRTOS license exception along with FreeRTOS; if not it
38
    can be viewed here: http://www.freertos.org/a00114.html and also obtained
39
    by writing to Richard Barry, contact details for whom are available on the
40
    FreeRTOS WEB site.
41
 
42
    1 tab == 4 spaces!
43
 
44
    http://www.FreeRTOS.org - Documentation, latest information, license and
45
    contact details.
46
 
47
    http://www.SafeRTOS.com - A version that is certified for use in safety
48
    critical systems.
49
 
50
    http://www.OpenRTOS.com - Commercial support, development, porting,
51
    licensing and training services.
52
*/
53
 
54
#include "FreeRTOS.h"
55
#include "task.h"
56
 
57
__declspec(interrupt:0) void vPIT0InterruptHandler( void );
58
 
59
/* Constants used to configure the interrupts. */
60
#define portPRESCALE_VALUE                      64
61
#define portPRESCALE_REG_SETTING        ( 5 << 8 )
62
#define portPIT_INTERRUPT_ENABLED       ( 0x08 )
63
#define configPIT0_INTERRUPT_VECTOR     ( 55 )
64
 
65
/*
66
 * FreeRTOS.org requires two interrupts - a tick interrupt generated from a
67
 * timer source, and a spare interrupt vector used for context switching.
68
 * The configuration below uses PIT0 for the former, and vector 16 for the
69
 * latter.  **IF YOUR APPLICATION HAS BOTH OF THESE INTERRUPTS FREE THEN YOU DO
70
 * NOT NEED TO CHANGE ANY OF THIS CODE** - otherwise instructions are provided
71
 * here for using alternative interrupt sources.
72
 *
73
 * To change the tick interrupt source:
74
 *
75
 *      1) Modify vApplicationSetupInterrupts() below to be correct for whichever
76
 *      peripheral is to be used to generate the tick interrupt.  The name of the
77
 *  handler function (currently vPIT0InterruptHandler()) should also be updated
78
 *  to indicate which peripheral is generating the interrupt.
79
 *
80
 *      2) Make sure the interrupt source is cleared within the interrupt handler function.
81
 *  Currently vPIT0InterruptHandler() clears the PIT0 interrupt.
82
 *
83
 *  3) Update the vector table within mcf5225x_vectors.s to install the tick
84
 *  interrupt handler in the correct vector position.
85
 *
86
 * To change the spare interrupt source:
87
 *
88
 *  1) Modify vApplicationSetupInterrupts() below to be correct for whichever
89
 *  interrupt vector is to be used.  Make sure you use a spare interrupt on interrupt
90
 *  controller 0, otherwise the register used to request context switches will also
91
 *  require modification.
92
 *
93
 *  2) Change the definition of configYIELD_INTERRUPT_VECTOR within FreeRTOSConfig.h
94
 *  to be correct for your chosen interrupt vector.
95
 *
96
 *  3) Update the vector table within mcf5225x_vectors.s to install the handler
97
 *  _vPortYieldISR() in the correct vector position (by default vector number 16 is
98
 *  used).
99
 */
100
void vApplicationSetupInterrupts( void )
101
{
102
const unsigned portSHORT usCompareMatchValue = ( ( configCPU_CLOCK_HZ / portPRESCALE_VALUE ) / configTICK_RATE_HZ );
103
 
104
    /* Configure interrupt priority and level and unmask interrupt for PIT0. */
105
    MCF_INTC0_ICR55 = ( 1 | ( configKERNEL_INTERRUPT_PRIORITY << 3 ) );
106
    MCF_INTC0_IMRH &= ~( MCF_INTC_IMRH_INT_MASK55 );
107
 
108
    /* Do the same for vector 63 (interrupt controller 0.  I don't think the
109
    write to MCF_INTC0_IMRH is actually required here but is included for
110
    completeness. */
111
    MCF_INTC0_ICR16 = ( 0 | configKERNEL_INTERRUPT_PRIORITY << 3 );
112
    MCF_INTC0_IMRL &= ~( MCF_INTC_IMRL_INT_MASK16 | 0x01 );
113
 
114
    /* Configure PIT0 to generate the RTOS tick. */
115
    MCF_PIT0_PCSR |= MCF_PIT_PCSR_PIF;
116
    MCF_PIT0_PCSR = ( portPRESCALE_REG_SETTING | MCF_PIT_PCSR_PIE | MCF_PIT_PCSR_RLD | MCF_PIT_PCSR_EN );
117
        MCF_PIT0_PMR = usCompareMatchValue;
118
}
119
/*-----------------------------------------------------------*/
120
 
121
__declspec(interrupt:0) void vPIT0InterruptHandler( void )
122
{
123
unsigned portLONG ulSavedInterruptMask;
124
 
125
        /* Clear the PIT0 interrupt. */
126
        MCF_PIT0_PCSR |= MCF_PIT_PCSR_PIF;
127
 
128
        /* Increment the RTOS tick. */
129
        ulSavedInterruptMask = portSET_INTERRUPT_MASK_FROM_ISR();
130
                vTaskIncrementTick();
131
        portCLEAR_INTERRUPT_MASK_FROM_ISR( ulSavedInterruptMask );
132
 
133
        /* If we are using the pre-emptive scheduler then also request a
134
        context switch as incrementing the tick could have unblocked a task. */
135
        #if configUSE_PREEMPTION == 1
136
        {
137
                taskYIELD();
138
        }
139
        #endif
140
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.