1 |
578 |
jeremybenn |
/* Coldfire C Header File
|
2 |
|
|
* Copyright Freescale Semiconductor Inc
|
3 |
|
|
* All rights reserved.
|
4 |
|
|
*
|
5 |
|
|
* 2008/04/17 Revision: 0.2
|
6 |
|
|
*
|
7 |
|
|
* (c) Copyright UNIS, spol. s r.o. 1997-2008
|
8 |
|
|
* UNIS, spol. s r.o.
|
9 |
|
|
* Jundrovska 33
|
10 |
|
|
* 624 00 Brno
|
11 |
|
|
* Czech Republic
|
12 |
|
|
* http : www.processorexpert.com
|
13 |
|
|
* mail : info@processorexpert.com
|
14 |
|
|
*/
|
15 |
|
|
|
16 |
|
|
#ifndef __MCF52259_CLOCK_H__
|
17 |
|
|
#define __MCF52259_CLOCK_H__
|
18 |
|
|
|
19 |
|
|
|
20 |
|
|
/*********************************************************************
|
21 |
|
|
*
|
22 |
|
|
* Clock Module (CLOCK)
|
23 |
|
|
*
|
24 |
|
|
*********************************************************************/
|
25 |
|
|
|
26 |
|
|
/* Register read/write macros */
|
27 |
|
|
#define MCF_CLOCK_SYNCR (*(vuint16*)(0x40120000))
|
28 |
|
|
#define MCF_CLOCK_SYNSR (*(vuint8 *)(0x40120002))
|
29 |
|
|
#define MCF_CLOCK_ROCR (*(vuint16*)(0x40120004))
|
30 |
|
|
#define MCF_CLOCK_LPDR (*(vuint8 *)(0x40120007))
|
31 |
|
|
#define MCF_CLOCK_CCHR (*(vuint8 *)(0x40120008))
|
32 |
|
|
#define MCF_CLOCK_CCLR (*(vuint8 *)(0x40120009))
|
33 |
|
|
#define MCF_CLOCK_OCHR (*(vuint8 *)(0x4012000A))
|
34 |
|
|
#define MCF_CLOCK_OCLR (*(vuint8 *)(0x4012000B))
|
35 |
|
|
#define MCF_CLOCK_RTCCR (*(vuint8 *)(0x40120012))
|
36 |
|
|
#define MCF_CLOCK_BWCR (*(vuint8 *)(0x40120013))
|
37 |
|
|
|
38 |
|
|
|
39 |
|
|
/* Bit definitions and macros for MCF_CLOCK_SYNCR */
|
40 |
|
|
#define MCF_CLOCK_SYNCR_PLLEN (0x1)
|
41 |
|
|
#define MCF_CLOCK_SYNCR_PLLMODE (0x2)
|
42 |
|
|
#define MCF_CLOCK_SYNCR_CLKSRC (0x4)
|
43 |
|
|
#define MCF_CLOCK_SYNCR_FWKUP (0x20)
|
44 |
|
|
#define MCF_CLOCK_SYNCR_DISCLK (0x40)
|
45 |
|
|
#define MCF_CLOCK_SYNCR_LOCEN (0x80)
|
46 |
|
|
#define MCF_CLOCK_SYNCR_RFD(x) (((x)&0x7)<<0x8)
|
47 |
|
|
#define MCF_CLOCK_SYNCR_LOCRE (0x800)
|
48 |
|
|
#define MCF_CLOCK_SYNCR_MFD(x) (((x)&0x7)<<0xC)
|
49 |
|
|
#define MCF_CLOCK_SYNCR_LOLRE (0x8000)
|
50 |
|
|
|
51 |
|
|
/* Bit definitions and macros for MCF_CLOCK_SYNSR */
|
52 |
|
|
#define MCF_CLOCK_SYNSR_LOCS (0x4)
|
53 |
|
|
#define MCF_CLOCK_SYNSR_LOCK (0x8)
|
54 |
|
|
#define MCF_CLOCK_SYNSR_LOCKS (0x10)
|
55 |
|
|
#define MCF_CLOCK_SYNSR_CRYOSC (0x20)
|
56 |
|
|
#define MCF_CLOCK_SYNSR_OCOSC (0x40)
|
57 |
|
|
#define MCF_CLOCK_SYNSR_EXTOSC (0x80)
|
58 |
|
|
|
59 |
|
|
/* Bit definitions and macros for MCF_CLOCK_ROCR */
|
60 |
|
|
#define MCF_CLOCK_ROCR_TRIM(x) (((x)&0x3FF)<<0)
|
61 |
|
|
|
62 |
|
|
/* Bit definitions and macros for MCF_CLOCK_LPDR */
|
63 |
|
|
#define MCF_CLOCK_LPDR_LPD(x) (((x)&0xF)<<0)
|
64 |
|
|
|
65 |
|
|
/* Bit definitions and macros for MCF_CLOCK_CCHR */
|
66 |
|
|
#define MCF_CLOCK_CCHR_CCHR(x) (((x)&0x7)<<0)
|
67 |
|
|
|
68 |
|
|
/* Bit definitions and macros for MCF_CLOCK_CCLR */
|
69 |
|
|
#define MCF_CLOCK_CCLR_OSCSEL0 (0x1)
|
70 |
|
|
#define MCF_CLOCK_CCLR_OSCSEL1 (0x2)
|
71 |
|
|
|
72 |
|
|
/* Bit definitions and macros for MCF_CLOCK_OCHR */
|
73 |
|
|
#define MCF_CLOCK_OCHR_STBY (0x40)
|
74 |
|
|
#define MCF_CLOCK_OCHR_OCOEN (0x80)
|
75 |
|
|
|
76 |
|
|
/* Bit definitions and macros for MCF_CLOCK_OCLR */
|
77 |
|
|
#define MCF_CLOCK_OCLR_RANGE (0x10)
|
78 |
|
|
#define MCF_CLOCK_OCLR_LPEN (0x20)
|
79 |
|
|
#define MCF_CLOCK_OCLR_REFS (0x40)
|
80 |
|
|
#define MCF_CLOCK_OCLR_OSCEN (0x80)
|
81 |
|
|
|
82 |
|
|
/* Bit definitions and macros for MCF_CLOCK_RTCCR */
|
83 |
|
|
#define MCF_CLOCK_RTCCR_RTCSEL (0x1)
|
84 |
|
|
#define MCF_CLOCK_RTCCR_LPEN (0x2)
|
85 |
|
|
#define MCF_CLOCK_RTCCR_REFS (0x4)
|
86 |
|
|
#define MCF_CLOCK_RTCCR_KHZEN (0x8)
|
87 |
|
|
#define MCF_CLOCK_RTCCR_OSCEN (0x10)
|
88 |
|
|
#define MCF_CLOCK_RTCCR_EXTALEN (0x40)
|
89 |
|
|
|
90 |
|
|
/* Bit definitions and macros for MCF_CLOCK_BWCR */
|
91 |
|
|
#define MCF_CLOCK_BWCR_BWDSEL (0x1)
|
92 |
|
|
#define MCF_CLOCK_BWCR_BWDSTOP (0x2)
|
93 |
|
|
|
94 |
|
|
|
95 |
|
|
#endif /* __MCF52259_CLOCK_H__ */
|