OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [ColdFire_MCF52259_CodeWarrior/] [Freescale_Headers/] [MCF52259_EPORT.h] - Blame information for rev 578

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 578 jeremybenn
/* Coldfire C Header File
2
 * Copyright Freescale Semiconductor Inc
3
 * All rights reserved.
4
 *
5
 * 2008/04/17 Revision: 0.2
6
 *
7
 * (c) Copyright UNIS, spol. s r.o. 1997-2008
8
 * UNIS, spol. s r.o.
9
 * Jundrovska 33
10
 * 624 00 Brno
11
 * Czech Republic
12
 * http      : www.processorexpert.com
13
 * mail      : info@processorexpert.com
14
 */
15
 
16
#ifndef __MCF52259_EPORT_H__
17
#define __MCF52259_EPORT_H__
18
 
19
 
20
/*********************************************************************
21
*
22
* Edge Port Module (EPORT)
23
*
24
*********************************************************************/
25
 
26
/* Register read/write macros */
27
#define MCF_EPORT_EPPAR                      (*(vuint16*)(0x40130000))
28
#define MCF_EPORT_EPDDR                      (*(vuint8 *)(0x40130002))
29
#define MCF_EPORT_EPIER                      (*(vuint8 *)(0x40130003))
30
#define MCF_EPORT_EPDR                       (*(vuint8 *)(0x40130004))
31
#define MCF_EPORT_EPPDR                      (*(vuint8 *)(0x40130005))
32
#define MCF_EPORT_EPFR                       (*(vuint8 *)(0x40130006))
33
 
34
 
35
 
36
/* Bit definitions and macros for MCF_EPORT_EPPAR */
37
#define MCF_EPORT_EPPAR_EPPA1(x)             (((x)&0x3)<<0x2)
38
#define MCF_EPORT_EPPAR_EPPA1_LEVEL          (0)
39
#define MCF_EPORT_EPPAR_EPPA1_RISING         (0x4)
40
#define MCF_EPORT_EPPAR_EPPA1_FALLING        (0x8)
41
#define MCF_EPORT_EPPAR_EPPA1_BOTH           (0xC)
42
#define MCF_EPORT_EPPAR_EPPA2(x)             (((x)&0x3)<<0x4)
43
#define MCF_EPORT_EPPAR_EPPA2_LEVEL          (0)
44
#define MCF_EPORT_EPPAR_EPPA2_RISING         (0x10)
45
#define MCF_EPORT_EPPAR_EPPA2_FALLING        (0x20)
46
#define MCF_EPORT_EPPAR_EPPA2_BOTH           (0x30)
47
#define MCF_EPORT_EPPAR_EPPA3(x)             (((x)&0x3)<<0x6)
48
#define MCF_EPORT_EPPAR_EPPA3_LEVEL          (0)
49
#define MCF_EPORT_EPPAR_EPPA3_RISING         (0x40)
50
#define MCF_EPORT_EPPAR_EPPA3_FALLING        (0x80)
51
#define MCF_EPORT_EPPAR_EPPA3_BOTH           (0xC0)
52
#define MCF_EPORT_EPPAR_EPPA4(x)             (((x)&0x3)<<0x8)
53
#define MCF_EPORT_EPPAR_EPPA4_LEVEL          (0)
54
#define MCF_EPORT_EPPAR_EPPA4_RISING         (0x100)
55
#define MCF_EPORT_EPPAR_EPPA4_FALLING        (0x200)
56
#define MCF_EPORT_EPPAR_EPPA4_BOTH           (0x300)
57
#define MCF_EPORT_EPPAR_EPPA5(x)             (((x)&0x3)<<0xA)
58
#define MCF_EPORT_EPPAR_EPPA5_LEVEL          (0)
59
#define MCF_EPORT_EPPAR_EPPA5_RISING         (0x400)
60
#define MCF_EPORT_EPPAR_EPPA5_FALLING        (0x800)
61
#define MCF_EPORT_EPPAR_EPPA5_BOTH           (0xC00)
62
#define MCF_EPORT_EPPAR_EPPA6(x)             (((x)&0x3)<<0xC)
63
#define MCF_EPORT_EPPAR_EPPA6_LEVEL          (0)
64
#define MCF_EPORT_EPPAR_EPPA6_RISING         (0x1000)
65
#define MCF_EPORT_EPPAR_EPPA6_FALLING        (0x2000)
66
#define MCF_EPORT_EPPAR_EPPA6_BOTH           (0x3000)
67
#define MCF_EPORT_EPPAR_EPPA7(x)             (((x)&0x3)<<0xE)
68
#define MCF_EPORT_EPPAR_EPPA7_LEVEL          (0)
69
#define MCF_EPORT_EPPAR_EPPA7_RISING         (0x4000)
70
#define MCF_EPORT_EPPAR_EPPA7_FALLING        (0x8000)
71
#define MCF_EPORT_EPPAR_EPPA7_BOTH           (0xC000)
72
#define MCF_EPORT_EPPAR_LEVEL                (0)
73
#define MCF_EPORT_EPPAR_RISING               (0x1)
74
#define MCF_EPORT_EPPAR_FALLING              (0x2)
75
#define MCF_EPORT_EPPAR_BOTH                 (0x3)
76
 
77
/* Bit definitions and macros for MCF_EPORT_EPDDR */
78
#define MCF_EPORT_EPDDR_EPDD1                (0x2)
79
#define MCF_EPORT_EPDDR_EPDD2                (0x4)
80
#define MCF_EPORT_EPDDR_EPDD3                (0x8)
81
#define MCF_EPORT_EPDDR_EPDD4                (0x10)
82
#define MCF_EPORT_EPDDR_EPDD5                (0x20)
83
#define MCF_EPORT_EPDDR_EPDD6                (0x40)
84
#define MCF_EPORT_EPDDR_EPDD7                (0x80)
85
 
86
/* Bit definitions and macros for MCF_EPORT_EPIER */
87
#define MCF_EPORT_EPIER_EPIE1                (0x2)
88
#define MCF_EPORT_EPIER_EPIE2                (0x4)
89
#define MCF_EPORT_EPIER_EPIE3                (0x8)
90
#define MCF_EPORT_EPIER_EPIE4                (0x10)
91
#define MCF_EPORT_EPIER_EPIE5                (0x20)
92
#define MCF_EPORT_EPIER_EPIE6                (0x40)
93
#define MCF_EPORT_EPIER_EPIE7                (0x80)
94
 
95
/* Bit definitions and macros for MCF_EPORT_EPDR */
96
#define MCF_EPORT_EPDR_EPD1                  (0x2)
97
#define MCF_EPORT_EPDR_EPD2                  (0x4)
98
#define MCF_EPORT_EPDR_EPD3                  (0x8)
99
#define MCF_EPORT_EPDR_EPD4                  (0x10)
100
#define MCF_EPORT_EPDR_EPD5                  (0x20)
101
#define MCF_EPORT_EPDR_EPD6                  (0x40)
102
#define MCF_EPORT_EPDR_EPD7                  (0x80)
103
 
104
/* Bit definitions and macros for MCF_EPORT_EPPDR */
105
#define MCF_EPORT_EPPDR_EPPD1                (0x2)
106
#define MCF_EPORT_EPPDR_EPPD2                (0x4)
107
#define MCF_EPORT_EPPDR_EPPD3                (0x8)
108
#define MCF_EPORT_EPPDR_EPPD4                (0x10)
109
#define MCF_EPORT_EPPDR_EPPD5                (0x20)
110
#define MCF_EPORT_EPPDR_EPPD6                (0x40)
111
#define MCF_EPORT_EPPDR_EPPD7                (0x80)
112
 
113
/* Bit definitions and macros for MCF_EPORT_EPFR */
114
#define MCF_EPORT_EPFR_EPF1                  (0x2)
115
#define MCF_EPORT_EPFR_EPF2                  (0x4)
116
#define MCF_EPORT_EPFR_EPF3                  (0x8)
117
#define MCF_EPORT_EPFR_EPF4                  (0x10)
118
#define MCF_EPORT_EPFR_EPF5                  (0x20)
119
#define MCF_EPORT_EPFR_EPF6                  (0x40)
120
#define MCF_EPORT_EPFR_EPF7                  (0x80)
121
 
122
 
123
#endif /* __MCF52259_EPORT_H__ */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.