OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [ColdFire_MCF52259_CodeWarrior/] [Freescale_Headers/] [MCF52259_RTC.h] - Blame information for rev 578

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 578 jeremybenn
/* Coldfire C Header File
2
 * Copyright Freescale Semiconductor Inc
3
 * All rights reserved.
4
 *
5
 * 2008/04/17 Revision: 0.2
6
 *
7
 * (c) Copyright UNIS, spol. s r.o. 1997-2008
8
 * UNIS, spol. s r.o.
9
 * Jundrovska 33
10
 * 624 00 Brno
11
 * Czech Republic
12
 * http      : www.processorexpert.com
13
 * mail      : info@processorexpert.com
14
 */
15
 
16
#ifndef __MCF52259_RTC_H__
17
#define __MCF52259_RTC_H__
18
 
19
 
20
/*********************************************************************
21
*
22
* Real-Time Clock (RTC)
23
*
24
*********************************************************************/
25
 
26
/* Register read/write macros */
27
#define MCF_RTC_HOURMIN                      (*(vuint32*)(0x40180000))
28
#define MCF_RTC_SECONDS                      (*(vuint32*)(0x40180004))
29
#define MCF_RTC_ALRM_HM                      (*(vuint32*)(0x40180008))
30
#define MCF_RTC_ALRM_SEC                     (*(vuint32*)(0x4018000C))
31
#define MCF_RTC_RTCCTL                       (*(vuint32*)(0x40180010))
32
#define MCF_RTC_RTCISR                       (*(vuint32*)(0x40180014))
33
#define MCF_RTC_RTCIENR                      (*(vuint32*)(0x40180018))
34
#define MCF_RTC_STPWCH                       (*(vuint32*)(0x4018001C))
35
#define MCF_RTC_DAYS                         (*(vuint32*)(0x40180020))
36
#define MCF_RTC_ALRM_DAY                     (*(vuint32*)(0x40180024))
37
#define MCF_RTC_RTCGOCU                      (*(vuint32*)(0x40180034))
38
#define MCF_RTC_RTCGOCL                      (*(vuint32*)(0x40180038))
39
 
40
 
41
/* Bit definitions and macros for MCF_RTC_HOURMIN */
42
#define MCF_RTC_HOURMIN_MINUTES(x)           (((x)&0x3F)<<0)
43
#define MCF_RTC_HOURMIN_HOURS(x)             (((x)&0x1F)<<0x8)
44
 
45
/* Bit definitions and macros for MCF_RTC_SECONDS */
46
#define MCF_RTC_SECONDS_SECONDS(x)           (((x)&0x3F)<<0)
47
 
48
/* Bit definitions and macros for MCF_RTC_ALRM_HM */
49
#define MCF_RTC_ALRM_HM_MINUTES(x)           (((x)&0x3F)<<0)
50
#define MCF_RTC_ALRM_HM_HOURS(x)             (((x)&0x1F)<<0x8)
51
 
52
/* Bit definitions and macros for MCF_RTC_ALRM_SEC */
53
#define MCF_RTC_ALRM_SEC_SECONDS(x)          (((x)&0x3F)<<0)
54
 
55
/* Bit definitions and macros for MCF_RTC_RTCCTL */
56
#define MCF_RTC_RTCCTL_SWR                   (0x1)
57
#define MCF_RTC_RTCCTL_EN                    (0x80)
58
 
59
/* Bit definitions and macros for MCF_RTC_RTCISR */
60
#define MCF_RTC_RTCISR_SW                    (0x1)
61
#define MCF_RTC_RTCISR_MIN                   (0x2)
62
#define MCF_RTC_RTCISR_ALM                   (0x4)
63
#define MCF_RTC_RTCISR_DAY                   (0x8)
64
#define MCF_RTC_RTCISR_1HZ                   (0x10)
65
#define MCF_RTC_RTCISR_HR                    (0x20)
66
 
67
/* Bit definitions and macros for MCF_RTC_RTCIENR */
68
#define MCF_RTC_RTCIENR_SW                   (0x1)
69
#define MCF_RTC_RTCIENR_MIN                  (0x2)
70
#define MCF_RTC_RTCIENR_ALM                  (0x4)
71
#define MCF_RTC_RTCIENR_DAY                  (0x8)
72
#define MCF_RTC_RTCIENR_1HZ                  (0x10)
73
#define MCF_RTC_RTCIENR_HR                   (0x20)
74
 
75
/* Bit definitions and macros for MCF_RTC_STPWCH */
76
#define MCF_RTC_STPWCH_CNT(x)                (((x)&0x3F)<<0)
77
 
78
/* Bit definitions and macros for MCF_RTC_DAYS */
79
#define MCF_RTC_DAYS_DAYS(x)                 (((x)&0xFFFF)<<0)
80
 
81
/* Bit definitions and macros for MCF_RTC_ALRM_DAY */
82
#define MCF_RTC_ALRM_DAY_DAYSAL(x)           (((x)&0xFFFF)<<0)
83
 
84
/* Bit definitions and macros for MCF_RTC_RTCGOCU */
85
#define MCF_RTC_RTCGOCU_RTCGOCNT(x)          (((x)&0xFFFF)<<0)
86
 
87
/* Bit definitions and macros for MCF_RTC_RTCGOCL */
88
#define MCF_RTC_RTCGOCL_RTCGOCNT(x)          (((x)&0xFFFF)<<0)
89
 
90
 
91
#endif /* __MCF52259_RTC_H__ */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.