1 |
578 |
jeremybenn |
/* Coldfire C Header File
|
2 |
|
|
* Copyright Freescale Semiconductor Inc
|
3 |
|
|
* All rights reserved.
|
4 |
|
|
*
|
5 |
|
|
* 2008/02/26 Revision: 0.1
|
6 |
|
|
*
|
7 |
|
|
* (c) Copyright UNIS, spol. s r.o. 1997-2008
|
8 |
|
|
* UNIS, spol. s r.o.
|
9 |
|
|
* Jundrovska 33
|
10 |
|
|
* 624 00 Brno
|
11 |
|
|
* Czech Republic
|
12 |
|
|
* http : www.processorexpert.com
|
13 |
|
|
* mail : info@processorexpert.com
|
14 |
|
|
*/
|
15 |
|
|
|
16 |
|
|
#ifndef __MCF52259_TMR_H__
|
17 |
|
|
#define __MCF52259_TMR_H__
|
18 |
|
|
|
19 |
|
|
|
20 |
|
|
/*********************************************************************
|
21 |
|
|
*
|
22 |
|
|
* Timer Module (TMR)
|
23 |
|
|
*
|
24 |
|
|
*********************************************************************/
|
25 |
|
|
|
26 |
|
|
/* Register read/write macros */
|
27 |
|
|
#define MCF_TMR0_TMR (*(vuint16*)(0x40000400))
|
28 |
|
|
#define MCF_TMR0_TRR (*(vuint16*)(0x40000404))
|
29 |
|
|
#define MCF_TMR0_TCR (*(vuint16*)(0x40000408))
|
30 |
|
|
#define MCF_TMR0_TCN (*(vuint16*)(0x4000040C))
|
31 |
|
|
#define MCF_TMR0_TER (*(vuint8 *)(0x40000411))
|
32 |
|
|
|
33 |
|
|
#define MCF_TMR1_TMR (*(vuint16*)(0x40000440))
|
34 |
|
|
#define MCF_TMR1_TRR (*(vuint16*)(0x40000444))
|
35 |
|
|
#define MCF_TMR1_TCR (*(vuint16*)(0x40000448))
|
36 |
|
|
#define MCF_TMR1_TCN (*(vuint16*)(0x4000044C))
|
37 |
|
|
#define MCF_TMR1_TER (*(vuint8 *)(0x40000451))
|
38 |
|
|
|
39 |
|
|
#define MCF_TMR2_TMR (*(vuint16*)(0x40000480))
|
40 |
|
|
#define MCF_TMR2_TRR (*(vuint16*)(0x40000484))
|
41 |
|
|
#define MCF_TMR2_TCR (*(vuint16*)(0x40000488))
|
42 |
|
|
#define MCF_TMR2_TCN (*(vuint16*)(0x4000048C))
|
43 |
|
|
#define MCF_TMR2_TER (*(vuint8 *)(0x40000491))
|
44 |
|
|
|
45 |
|
|
#define MCF_TMR3_TMR (*(vuint16*)(0x400004C0))
|
46 |
|
|
#define MCF_TMR3_TRR (*(vuint16*)(0x400004C4))
|
47 |
|
|
#define MCF_TMR3_TCR (*(vuint16*)(0x400004C8))
|
48 |
|
|
#define MCF_TMR3_TCN (*(vuint16*)(0x400004CC))
|
49 |
|
|
#define MCF_TMR3_TER (*(vuint8 *)(0x400004D1))
|
50 |
|
|
|
51 |
|
|
#define MCF_TMR_TMR(x) (*(vuint16*)(0x40000400 + ((x)*0x40)))
|
52 |
|
|
#define MCF_TMR_TRR(x) (*(vuint16*)(0x40000404 + ((x)*0x40)))
|
53 |
|
|
#define MCF_TMR_TCR(x) (*(vuint16*)(0x40000408 + ((x)*0x40)))
|
54 |
|
|
#define MCF_TMR_TCN(x) (*(vuint16*)(0x4000040C + ((x)*0x40)))
|
55 |
|
|
#define MCF_TMR_TER(x) (*(vuint8 *)(0x40000411 + ((x)*0x40)))
|
56 |
|
|
|
57 |
|
|
|
58 |
|
|
/* Bit definitions and macros for MCF_TMR_TMR */
|
59 |
|
|
#define MCF_TMR_TMR_RST (0x1)
|
60 |
|
|
#define MCF_TMR_TMR_CLK(x) (((x)&0x3)<<0x1)
|
61 |
|
|
#define MCF_TMR_TMR_CLK_STOP (0)
|
62 |
|
|
#define MCF_TMR_TMR_CLK_SYSCLK (0x2)
|
63 |
|
|
#define MCF_TMR_TMR_CLK_DIV16 (0x4)
|
64 |
|
|
#define MCF_TMR_TMR_CLK_TIN (0x6)
|
65 |
|
|
#define MCF_TMR_TMR_FRR (0x8)
|
66 |
|
|
#define MCF_TMR_TMR_ORI (0x10)
|
67 |
|
|
#define MCF_TMR_TMR_OM (0x20)
|
68 |
|
|
#define MCF_TMR_TMR_CE(x) (((x)&0x3)<<0x6)
|
69 |
|
|
#define MCF_TMR_TMR_CE_NONE (0)
|
70 |
|
|
#define MCF_TMR_TMR_CE_RISE (0x40)
|
71 |
|
|
#define MCF_TMR_TMR_CE_FALL (0x80)
|
72 |
|
|
#define MCF_TMR_TMR_CE_ANY (0xC0)
|
73 |
|
|
#define MCF_TMR_TMR_PS(x) (((x)&0xFF)<<0x8)
|
74 |
|
|
|
75 |
|
|
/* Bit definitions and macros for MCF_TMR_TRR */
|
76 |
|
|
#define MCF_TMR_TRR_REF(x) (((x)&0xFFFF)<<0)
|
77 |
|
|
|
78 |
|
|
/* Bit definitions and macros for MCF_TMR_TCR */
|
79 |
|
|
#define MCF_TMR_TCR_CAP(x) (((x)&0xFFFF)<<0)
|
80 |
|
|
|
81 |
|
|
/* Bit definitions and macros for MCF_TMR_TCN */
|
82 |
|
|
#define MCF_TMR_TCN_COUNT(x) (((x)&0xFFFF)<<0)
|
83 |
|
|
|
84 |
|
|
/* Bit definitions and macros for MCF_TMR_TER */
|
85 |
|
|
#define MCF_TMR_TER_CAP (0x1)
|
86 |
|
|
#define MCF_TMR_TER_REF (0x2)
|
87 |
|
|
|
88 |
|
|
|
89 |
|
|
#endif /* __MCF52259_TMR_H__ */
|