OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [ColdFire_MCF5282_Eclipse/] [RTOSDemo/] [MCF5282/] [MCF5282_CLOCK.h] - Blame information for rev 578

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 578 jeremybenn
/* Coldfire C Header File
2
 * Copyright Freescale Semiconductor Inc
3
 * All rights reserved.
4
 *
5
 * 2007/03/19 Revision: 0.9
6
 */
7
 
8
#ifndef __MCF5282_CLOCK_H__
9
#define __MCF5282_CLOCK_H__
10
 
11
 
12
/*********************************************************************
13
*
14
* Clock Module (CLOCK)
15
*
16
*********************************************************************/
17
 
18
/* Register read/write macros */
19
#define MCF_CLOCK_SYNCR                      (*(vuint16*)(&__IPSBAR[0x120000]))
20
#define MCF_CLOCK_SYNSR                      (*(vuint8 *)(&__IPSBAR[0x120002]))
21
 
22
 
23
/* Bit definitions and macros for MCF_CLOCK_SYNCR */
24
#define MCF_CLOCK_SYNCR_STPMD0               (0x4)
25
#define MCF_CLOCK_SYNCR_STPMD1               (0x8)
26
#define MCF_CLOCK_SYNCR_FWKUP                (0x20)
27
#define MCF_CLOCK_SYNCR_DISCLK               (0x40)
28
#define MCF_CLOCK_SYNCR_LOCEN                (0x80)
29
#define MCF_CLOCK_SYNCR_RFD(x)               (((x)&0x7)<<0x8)
30
#define MCF_CLOCK_SYNCR_LOCRE                (0x800)
31
#define MCF_CLOCK_SYNCR_MFD(x)               (((x)&0x7)<<0xC)
32
#define MCF_CLOCK_SYNCR_LOLRE                (0x8000)
33
 
34
/* Bit definitions and macros for MCF_CLOCK_SYNSR */
35
#define MCF_CLOCK_SYNSR_LOCS                 (0x4)
36
#define MCF_CLOCK_SYNSR_LOCK                 (0x8)
37
#define MCF_CLOCK_SYNSR_LOCKS                (0x10)
38
#define MCF_CLOCK_SYNSR_PLLREF               (0x20)
39
#define MCF_CLOCK_SYNSR_PLLSEL               (0x40)
40
#define MCF_CLOCK_SYNSR_PLLMODE              (0x80)
41
 
42
 
43
#endif /* __MCF5282_CLOCK_H__ */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.