| 1 |
578 |
jeremybenn |
/* Coldfire C Header File
|
| 2 |
|
|
* Copyright Freescale Semiconductor Inc
|
| 3 |
|
|
* All rights reserved.
|
| 4 |
|
|
*
|
| 5 |
|
|
* 2007/03/19 Revision: 0.9
|
| 6 |
|
|
*/
|
| 7 |
|
|
|
| 8 |
|
|
#ifndef __MCF5282_CS_H__
|
| 9 |
|
|
#define __MCF5282_CS_H__
|
| 10 |
|
|
|
| 11 |
|
|
|
| 12 |
|
|
/*********************************************************************
|
| 13 |
|
|
*
|
| 14 |
|
|
* Chip Select Module (CS)
|
| 15 |
|
|
*
|
| 16 |
|
|
*********************************************************************/
|
| 17 |
|
|
|
| 18 |
|
|
/* Register read/write macros */
|
| 19 |
|
|
#define MCF_CS0_CSAR (*(vuint16*)(&__IPSBAR[0x80]))
|
| 20 |
|
|
#define MCF_CS0_CSMR (*(vuint32*)(&__IPSBAR[0x84]))
|
| 21 |
|
|
#define MCF_CS0_CSCR (*(vuint16*)(&__IPSBAR[0x8A]))
|
| 22 |
|
|
|
| 23 |
|
|
#define MCF_CS1_CSAR (*(vuint16*)(&__IPSBAR[0x8C]))
|
| 24 |
|
|
#define MCF_CS1_CSMR (*(vuint32*)(&__IPSBAR[0x90]))
|
| 25 |
|
|
#define MCF_CS1_CSCR (*(vuint16*)(&__IPSBAR[0x96]))
|
| 26 |
|
|
|
| 27 |
|
|
#define MCF_CS2_CSAR (*(vuint16*)(&__IPSBAR[0x98]))
|
| 28 |
|
|
#define MCF_CS2_CSMR (*(vuint32*)(&__IPSBAR[0x9C]))
|
| 29 |
|
|
#define MCF_CS2_CSCR (*(vuint16*)(&__IPSBAR[0xA2]))
|
| 30 |
|
|
|
| 31 |
|
|
#define MCF_CS3_CSAR (*(vuint16*)(&__IPSBAR[0xA4]))
|
| 32 |
|
|
#define MCF_CS3_CSMR (*(vuint32*)(&__IPSBAR[0xA8]))
|
| 33 |
|
|
#define MCF_CS3_CSCR (*(vuint16*)(&__IPSBAR[0xAE]))
|
| 34 |
|
|
|
| 35 |
|
|
#define MCF_CS4_CSAR (*(vuint16*)(&__IPSBAR[0xB0]))
|
| 36 |
|
|
#define MCF_CS4_CSMR (*(vuint32*)(&__IPSBAR[0xB4]))
|
| 37 |
|
|
#define MCF_CS4_CSCR (*(vuint16*)(&__IPSBAR[0xBA]))
|
| 38 |
|
|
|
| 39 |
|
|
#define MCF_CS5_CSAR (*(vuint16*)(&__IPSBAR[0xBC]))
|
| 40 |
|
|
#define MCF_CS5_CSMR (*(vuint32*)(&__IPSBAR[0xC0]))
|
| 41 |
|
|
#define MCF_CS5_CSCR (*(vuint16*)(&__IPSBAR[0xC6]))
|
| 42 |
|
|
|
| 43 |
|
|
#define MCF_CS6_CSAR (*(vuint16*)(&__IPSBAR[0xC8]))
|
| 44 |
|
|
#define MCF_CS6_CSMR (*(vuint32*)(&__IPSBAR[0xCC]))
|
| 45 |
|
|
#define MCF_CS6_CSCR (*(vuint16*)(&__IPSBAR[0xD2]))
|
| 46 |
|
|
|
| 47 |
|
|
#define MCF_CS_CSAR(x) (*(vuint16*)(&__IPSBAR[0x80 + ((x)*0xC)]))
|
| 48 |
|
|
#define MCF_CS_CSMR(x) (*(vuint32*)(&__IPSBAR[0x84 + ((x)*0xC)]))
|
| 49 |
|
|
#define MCF_CS_CSCR(x) (*(vuint16*)(&__IPSBAR[0x8A + ((x)*0xC)]))
|
| 50 |
|
|
|
| 51 |
|
|
|
| 52 |
|
|
/* Bit definitions and macros for MCF_CS_CSAR */
|
| 53 |
|
|
#define MCF_CS_CSAR_BA(x) (vuint16)(((x)&0xFFFF0000)>>0x10)
|
| 54 |
|
|
|
| 55 |
|
|
/* Bit definitions and macros for MCF_CS_CSMR */
|
| 56 |
|
|
#define MCF_CS_CSMR_V (0x1)
|
| 57 |
|
|
#define MCF_CS_CSMR_UD (0x2)
|
| 58 |
|
|
#define MCF_CS_CSMR_UC (0x4)
|
| 59 |
|
|
#define MCF_CS_CSMR_SD (0x8)
|
| 60 |
|
|
#define MCF_CS_CSMR_SC (0x10)
|
| 61 |
|
|
#define MCF_CS_CSMR_CI (0x20)
|
| 62 |
|
|
#define MCF_CS_CSMR_AM (0x40)
|
| 63 |
|
|
#define MCF_CS_CSMR_WP (0x100)
|
| 64 |
|
|
#define MCF_CS_CSMR_BAM(x) (((x)&0xFFFF)<<0x10)
|
| 65 |
|
|
#define MCF_CS_CSMR_BAM_4G (0xFFFF0000)
|
| 66 |
|
|
#define MCF_CS_CSMR_BAM_2G (0x7FFF0000)
|
| 67 |
|
|
#define MCF_CS_CSMR_BAM_1G (0x3FFF0000)
|
| 68 |
|
|
#define MCF_CS_CSMR_BAM_1024M (0x3FFF0000)
|
| 69 |
|
|
#define MCF_CS_CSMR_BAM_512M (0x1FFF0000)
|
| 70 |
|
|
#define MCF_CS_CSMR_BAM_256M (0xFFF0000)
|
| 71 |
|
|
#define MCF_CS_CSMR_BAM_128M (0x7FF0000)
|
| 72 |
|
|
#define MCF_CS_CSMR_BAM_64M (0x3FF0000)
|
| 73 |
|
|
#define MCF_CS_CSMR_BAM_32M (0x1FF0000)
|
| 74 |
|
|
#define MCF_CS_CSMR_BAM_16M (0xFF0000)
|
| 75 |
|
|
#define MCF_CS_CSMR_BAM_8M (0x7F0000)
|
| 76 |
|
|
#define MCF_CS_CSMR_BAM_4M (0x3F0000)
|
| 77 |
|
|
#define MCF_CS_CSMR_BAM_2M (0x1F0000)
|
| 78 |
|
|
#define MCF_CS_CSMR_BAM_1M (0xF0000)
|
| 79 |
|
|
#define MCF_CS_CSMR_BAM_1024K (0xF0000)
|
| 80 |
|
|
#define MCF_CS_CSMR_BAM_512K (0x70000)
|
| 81 |
|
|
#define MCF_CS_CSMR_BAM_256K (0x30000)
|
| 82 |
|
|
#define MCF_CS_CSMR_BAM_128K (0x10000)
|
| 83 |
|
|
#define MCF_CS_CSMR_BAM_64K (0)
|
| 84 |
|
|
|
| 85 |
|
|
/* Bit definitions and macros for MCF_CS_CSCR */
|
| 86 |
|
|
#define MCF_CS_CSCR_BSTW (0x8)
|
| 87 |
|
|
#define MCF_CS_CSCR_BSTR (0x10)
|
| 88 |
|
|
#define MCF_CS_CSCR_BEM (0x20)
|
| 89 |
|
|
#define MCF_CS_CSCR_PS(x) (((x)&0x3)<<0x6)
|
| 90 |
|
|
#define MCF_CS_CSCR_PS_32 (0)
|
| 91 |
|
|
#define MCF_CS_CSCR_PS_8 (0x40)
|
| 92 |
|
|
#define MCF_CS_CSCR_PS_16 (0x80)
|
| 93 |
|
|
#define MCF_CS_CSCR_AA (0x100)
|
| 94 |
|
|
#define MCF_CS_CSCR_WS(x) (((x)&0xF)<<0xA)
|
| 95 |
|
|
|
| 96 |
|
|
|
| 97 |
|
|
#endif /* __MCF5282_CS_H__ */
|