| 1 |
578 |
jeremybenn |
/* Coldfire C Header File
|
| 2 |
|
|
* Copyright Freescale Semiconductor Inc
|
| 3 |
|
|
* All rights reserved.
|
| 4 |
|
|
*
|
| 5 |
|
|
* 2007/03/19 Revision: 0.9
|
| 6 |
|
|
*/
|
| 7 |
|
|
|
| 8 |
|
|
#ifndef __MCF5282_DTIM_H__
|
| 9 |
|
|
#define __MCF5282_DTIM_H__
|
| 10 |
|
|
|
| 11 |
|
|
|
| 12 |
|
|
/*********************************************************************
|
| 13 |
|
|
*
|
| 14 |
|
|
* DMA Timers (DTIM)
|
| 15 |
|
|
*
|
| 16 |
|
|
*********************************************************************/
|
| 17 |
|
|
|
| 18 |
|
|
/* Register read/write macros */
|
| 19 |
|
|
#define MCF_DTIM0_DTMR (*(vuint16*)(&__IPSBAR[0x400]))
|
| 20 |
|
|
#define MCF_DTIM0_DTXMR (*(vuint8 *)(&__IPSBAR[0x402]))
|
| 21 |
|
|
#define MCF_DTIM0_DTER (*(vuint8 *)(&__IPSBAR[0x403]))
|
| 22 |
|
|
#define MCF_DTIM0_DTRR (*(vuint32*)(&__IPSBAR[0x404]))
|
| 23 |
|
|
#define MCF_DTIM0_DTCR (*(vuint32*)(&__IPSBAR[0x408]))
|
| 24 |
|
|
#define MCF_DTIM0_DTCN (*(vuint32*)(&__IPSBAR[0x40C]))
|
| 25 |
|
|
|
| 26 |
|
|
#define MCF_DTIM1_DTMR (*(vuint16*)(&__IPSBAR[0x440]))
|
| 27 |
|
|
#define MCF_DTIM1_DTXMR (*(vuint8 *)(&__IPSBAR[0x442]))
|
| 28 |
|
|
#define MCF_DTIM1_DTER (*(vuint8 *)(&__IPSBAR[0x443]))
|
| 29 |
|
|
#define MCF_DTIM1_DTRR (*(vuint32*)(&__IPSBAR[0x444]))
|
| 30 |
|
|
#define MCF_DTIM1_DTCR (*(vuint32*)(&__IPSBAR[0x448]))
|
| 31 |
|
|
#define MCF_DTIM1_DTCN (*(vuint32*)(&__IPSBAR[0x44C]))
|
| 32 |
|
|
|
| 33 |
|
|
#define MCF_DTIM2_DTMR (*(vuint16*)(&__IPSBAR[0x480]))
|
| 34 |
|
|
#define MCF_DTIM2_DTXMR (*(vuint8 *)(&__IPSBAR[0x482]))
|
| 35 |
|
|
#define MCF_DTIM2_DTER (*(vuint8 *)(&__IPSBAR[0x483]))
|
| 36 |
|
|
#define MCF_DTIM2_DTRR (*(vuint32*)(&__IPSBAR[0x484]))
|
| 37 |
|
|
#define MCF_DTIM2_DTCR (*(vuint32*)(&__IPSBAR[0x488]))
|
| 38 |
|
|
#define MCF_DTIM2_DTCN (*(vuint32*)(&__IPSBAR[0x48C]))
|
| 39 |
|
|
|
| 40 |
|
|
#define MCF_DTIM3_DTMR (*(vuint16*)(&__IPSBAR[0x4C0]))
|
| 41 |
|
|
#define MCF_DTIM3_DTXMR (*(vuint8 *)(&__IPSBAR[0x4C2]))
|
| 42 |
|
|
#define MCF_DTIM3_DTER (*(vuint8 *)(&__IPSBAR[0x4C3]))
|
| 43 |
|
|
#define MCF_DTIM3_DTRR (*(vuint32*)(&__IPSBAR[0x4C4]))
|
| 44 |
|
|
#define MCF_DTIM3_DTCR (*(vuint32*)(&__IPSBAR[0x4C8]))
|
| 45 |
|
|
#define MCF_DTIM3_DTCN (*(vuint32*)(&__IPSBAR[0x4CC]))
|
| 46 |
|
|
|
| 47 |
|
|
#define MCF_DTIM_DTMR(x) (*(vuint16*)(&__IPSBAR[0x400 + ((x)*0x40)]))
|
| 48 |
|
|
#define MCF_DTIM_DTXMR(x) (*(vuint8 *)(&__IPSBAR[0x402 + ((x)*0x40)]))
|
| 49 |
|
|
#define MCF_DTIM_DTER(x) (*(vuint8 *)(&__IPSBAR[0x403 + ((x)*0x40)]))
|
| 50 |
|
|
#define MCF_DTIM_DTRR(x) (*(vuint32*)(&__IPSBAR[0x404 + ((x)*0x40)]))
|
| 51 |
|
|
#define MCF_DTIM_DTCR(x) (*(vuint32*)(&__IPSBAR[0x408 + ((x)*0x40)]))
|
| 52 |
|
|
#define MCF_DTIM_DTCN(x) (*(vuint32*)(&__IPSBAR[0x40C + ((x)*0x40)]))
|
| 53 |
|
|
|
| 54 |
|
|
|
| 55 |
|
|
/* Bit definitions and macros for MCF_DTIM_DTMR */
|
| 56 |
|
|
#define MCF_DTIM_DTMR_RST (0x1)
|
| 57 |
|
|
#define MCF_DTIM_DTMR_CLK(x) (((x)&0x3)<<0x1)
|
| 58 |
|
|
#define MCF_DTIM_DTMR_CLK_STOP (0)
|
| 59 |
|
|
#define MCF_DTIM_DTMR_CLK_DIV1 (0x2)
|
| 60 |
|
|
#define MCF_DTIM_DTMR_CLK_DIV16 (0x4)
|
| 61 |
|
|
#define MCF_DTIM_DTMR_CLK_DTIN (0x6)
|
| 62 |
|
|
#define MCF_DTIM_DTMR_FRR (0x8)
|
| 63 |
|
|
#define MCF_DTIM_DTMR_ORRI (0x10)
|
| 64 |
|
|
#define MCF_DTIM_DTMR_OM (0x20)
|
| 65 |
|
|
#define MCF_DTIM_DTMR_CE(x) (((x)&0x3)<<0x6)
|
| 66 |
|
|
#define MCF_DTIM_DTMR_CE_NONE (0)
|
| 67 |
|
|
#define MCF_DTIM_DTMR_CE_RISE (0x40)
|
| 68 |
|
|
#define MCF_DTIM_DTMR_CE_FALL (0x80)
|
| 69 |
|
|
#define MCF_DTIM_DTMR_CE_ANY (0xC0)
|
| 70 |
|
|
#define MCF_DTIM_DTMR_PS(x) (((x)&0xFF)<<0x8)
|
| 71 |
|
|
|
| 72 |
|
|
/* Bit definitions and macros for MCF_DTIM_DTXMR */
|
| 73 |
|
|
#define MCF_DTIM_DTXMR_MODE16 (0x1)
|
| 74 |
|
|
#define MCF_DTIM_DTXMR_DMAEN (0x80)
|
| 75 |
|
|
|
| 76 |
|
|
/* Bit definitions and macros for MCF_DTIM_DTER */
|
| 77 |
|
|
#define MCF_DTIM_DTER_CAP (0x1)
|
| 78 |
|
|
#define MCF_DTIM_DTER_REF (0x2)
|
| 79 |
|
|
|
| 80 |
|
|
/* Bit definitions and macros for MCF_DTIM_DTRR */
|
| 81 |
|
|
#define MCF_DTIM_DTRR_REF(x) (((x)&0xFFFFFFFF)<<0)
|
| 82 |
|
|
|
| 83 |
|
|
/* Bit definitions and macros for MCF_DTIM_DTCR */
|
| 84 |
|
|
#define MCF_DTIM_DTCR_CAP(x) (((x)&0xFFFFFFFF)<<0)
|
| 85 |
|
|
|
| 86 |
|
|
/* Bit definitions and macros for MCF_DTIM_DTCN */
|
| 87 |
|
|
#define MCF_DTIM_DTCN_CNT(x) (((x)&0xFFFFFFFF)<<0)
|
| 88 |
|
|
|
| 89 |
|
|
|
| 90 |
|
|
#endif /* __MCF5282_DTIM_H__ */
|
