OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [ColdFire_MCF5282_Eclipse/] [RTOSDemo/] [MCF5282/] [MCF5282_GIACR.h] - Blame information for rev 785

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 578 jeremybenn
/* Coldfire C Header File
2
 * Copyright Freescale Semiconductor Inc
3
 * All rights reserved.
4
 *
5
 * 2007/03/19 Revision: 0.9
6
 */
7
 
8
#ifndef __MCF5282_GIACR_H__
9
#define __MCF5282_GIACR_H__
10
 
11
 
12
/*********************************************************************
13
*
14
* Global Interrupt Acknowledge Control Registers Module (GIACR)
15
*
16
*********************************************************************/
17
 
18
/* Register read/write macros */
19
#define MCF_GIACR_GSWIACK                    (*(vuint8 *)(&__IPSBAR[0xFE0]))
20
#define MCF_GIACR_GL1IACK                    (*(vuint8 *)(&__IPSBAR[0xFE4]))
21
#define MCF_GIACR_GL2IACK                    (*(vuint8 *)(&__IPSBAR[0xFE8]))
22
#define MCF_GIACR_GL3IACK                    (*(vuint8 *)(&__IPSBAR[0xFEC]))
23
#define MCF_GIACR_GL4IACK                    (*(vuint8 *)(&__IPSBAR[0xFF0]))
24
#define MCF_GIACR_GL5IACK                    (*(vuint8 *)(&__IPSBAR[0xFF4]))
25
#define MCF_GIACR_GL6IACK                    (*(vuint8 *)(&__IPSBAR[0xFF8]))
26
#define MCF_GIACR_GL7IACK                    (*(vuint8 *)(&__IPSBAR[0xFFC]))
27
#define MCF_GIACR_GLIACK(x)                  (*(vuint8 *)(&__IPSBAR[0xFE4 + ((x-1)*0x4)]))
28
 
29
 
30
/* Bit definitions and macros for MCF_GIACR_GSWIACK */
31
#define MCF_GIACR_GSWIACK_VECTOR(x)          (((x)&0xFF)<<0)
32
 
33
/* Bit definitions and macros for MCF_GIACR_GLIACK */
34
#define MCF_GIACR_GLIACK_VECTOR(x)           (((x)&0xFF)<<0)
35
 
36
 
37
#endif /* __MCF5282_GIACR_H__ */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.