1 |
578 |
jeremybenn |
/* Coldfire C Header File
|
2 |
|
|
* Copyright Freescale Semiconductor Inc
|
3 |
|
|
* All rights reserved.
|
4 |
|
|
*
|
5 |
|
|
* 2007/03/19 Revision: 0.9
|
6 |
|
|
*/
|
7 |
|
|
|
8 |
|
|
#ifndef __MCF5282_GPTB_H__
|
9 |
|
|
#define __MCF5282_GPTB_H__
|
10 |
|
|
|
11 |
|
|
|
12 |
|
|
/*********************************************************************
|
13 |
|
|
*
|
14 |
|
|
* General Purpose Timer Module (GPT)
|
15 |
|
|
*
|
16 |
|
|
*********************************************************************/
|
17 |
|
|
|
18 |
|
|
/* Register read/write macros */
|
19 |
|
|
#define MCF_GPTB_GPTIOS (*(vuint8 *)(&__IPSBAR[0x1B0000]))
|
20 |
|
|
#define MCF_GPTB_GPTCFORC (*(vuint8 *)(&__IPSBAR[0x1B0001]))
|
21 |
|
|
#define MCF_GPTB_GPTOC3M (*(vuint8 *)(&__IPSBAR[0x1B0002]))
|
22 |
|
|
#define MCF_GPTB_GPTOC3D (*(vuint8 *)(&__IPSBAR[0x1B0003]))
|
23 |
|
|
#define MCF_GPTB_GPTCNT (*(vuint16*)(&__IPSBAR[0x1B0004]))
|
24 |
|
|
#define MCF_GPTB_GPTSCR1 (*(vuint8 *)(&__IPSBAR[0x1B0006]))
|
25 |
|
|
#define MCF_GPTB_GPTTOV (*(vuint8 *)(&__IPSBAR[0x1B0008]))
|
26 |
|
|
#define MCF_GPTB_GPTCTL1 (*(vuint8 *)(&__IPSBAR[0x1B0009]))
|
27 |
|
|
#define MCF_GPTB_GPTCTL2 (*(vuint8 *)(&__IPSBAR[0x1B000B]))
|
28 |
|
|
#define MCF_GPTB_GPTIE (*(vuint8 *)(&__IPSBAR[0x1B000C]))
|
29 |
|
|
#define MCF_GPTB_GPTSCR2 (*(vuint8 *)(&__IPSBAR[0x1B000D]))
|
30 |
|
|
#define MCF_GPTB_GPTFLG1 (*(vuint8 *)(&__IPSBAR[0x1B000E]))
|
31 |
|
|
#define MCF_GPTB_GPTFLG2 (*(vuint8 *)(&__IPSBAR[0x1B000F]))
|
32 |
|
|
#define MCF_GPTB_GPTC0 (*(vuint16*)(&__IPSBAR[0x1B0010]))
|
33 |
|
|
#define MCF_GPTB_GPTC1 (*(vuint16*)(&__IPSBAR[0x1B0012]))
|
34 |
|
|
#define MCF_GPTB_GPTC2 (*(vuint16*)(&__IPSBAR[0x1B0014]))
|
35 |
|
|
#define MCF_GPTB_GPTC3 (*(vuint16*)(&__IPSBAR[0x1B0016]))
|
36 |
|
|
#define MCF_GPTB_GPTPACTL (*(vuint8 *)(&__IPSBAR[0x1B0018]))
|
37 |
|
|
#define MCF_GPTB_GPTPAFLG (*(vuint8 *)(&__IPSBAR[0x1B0019]))
|
38 |
|
|
#define MCF_GPTB_GPTPACNT (*(vuint16*)(&__IPSBAR[0x1B001A]))
|
39 |
|
|
#define MCF_GPTB_GPTPORT (*(vuint8 *)(&__IPSBAR[0x1B001D]))
|
40 |
|
|
#define MCF_GPTB_GPTDDR (*(vuint8 *)(&__IPSBAR[0x1B001E]))
|
41 |
|
|
#define MCF_GPTB_GPTC(x) (*(vuint16*)(&__IPSBAR[0x1B0010 + ((x)*0x2)]))
|
42 |
|
|
|
43 |
|
|
|
44 |
|
|
/* Bit definitions and macros for MCF_GPTB_GPTIOS */
|
45 |
|
|
#define MCF_GPTB_GPTIOS_IOS0 (0x1)
|
46 |
|
|
#define MCF_GPTB_GPTIOS_IOS1 (0x2)
|
47 |
|
|
#define MCF_GPTB_GPTIOS_IOS2 (0x4)
|
48 |
|
|
#define MCF_GPTB_GPTIOS_IOS3 (0x8)
|
49 |
|
|
|
50 |
|
|
/* Bit definitions and macros for MCF_GPTB_GPTCFORC */
|
51 |
|
|
#define MCF_GPTB_GPTCFORC_FOC0 (0x1)
|
52 |
|
|
#define MCF_GPTB_GPTCFORC_FOC1 (0x2)
|
53 |
|
|
#define MCF_GPTB_GPTCFORC_FOC2 (0x4)
|
54 |
|
|
#define MCF_GPTB_GPTCFORC_FOC3 (0x8)
|
55 |
|
|
|
56 |
|
|
/* Bit definitions and macros for MCF_GPTB_GPTOC3M */
|
57 |
|
|
#define MCF_GPTB_GPTOC3M_OC3M0 (0x1)
|
58 |
|
|
#define MCF_GPTB_GPTOC3M_OC3M1 (0x2)
|
59 |
|
|
#define MCF_GPTB_GPTOC3M_OC3M2 (0x4)
|
60 |
|
|
#define MCF_GPTB_GPTOC3M_OC3M3 (0x8)
|
61 |
|
|
|
62 |
|
|
/* Bit definitions and macros for MCF_GPTB_GPTOC3D */
|
63 |
|
|
#define MCF_GPTB_GPTOC3D_OC3D0 (0x1)
|
64 |
|
|
#define MCF_GPTB_GPTOC3D_OC3D1 (0x2)
|
65 |
|
|
#define MCF_GPTB_GPTOC3D_OC3D2 (0x4)
|
66 |
|
|
#define MCF_GPTB_GPTOC3D_OC3D3 (0x8)
|
67 |
|
|
|
68 |
|
|
/* Bit definitions and macros for MCF_GPTB_GPTCNT */
|
69 |
|
|
#define MCF_GPTB_GPTCNT_CNTR(x) (((x)&0xFFFF)<<0)
|
70 |
|
|
|
71 |
|
|
/* Bit definitions and macros for MCF_GPTB_GPTSCR1 */
|
72 |
|
|
#define MCF_GPTB_GPTSCR1_TFFCA (0x10)
|
73 |
|
|
#define MCF_GPTB_GPTSCR1_GPTEN (0x80)
|
74 |
|
|
|
75 |
|
|
/* Bit definitions and macros for MCF_GPTB_GPTTOV */
|
76 |
|
|
#define MCF_GPTB_GPTTOV_TOV0 (0x1)
|
77 |
|
|
#define MCF_GPTB_GPTTOV_TOV1 (0x2)
|
78 |
|
|
#define MCF_GPTB_GPTTOV_TOV2 (0x4)
|
79 |
|
|
#define MCF_GPTB_GPTTOV_TOV3 (0x8)
|
80 |
|
|
|
81 |
|
|
/* Bit definitions and macros for MCF_GPTB_GPTCTL1 */
|
82 |
|
|
#define MCF_GPTB_GPTCTL1_OL0 (0x1)
|
83 |
|
|
#define MCF_GPTB_GPTCTL1_OM0 (0x2)
|
84 |
|
|
#define MCF_GPTB_GPTCTL1_OL1 (0x4)
|
85 |
|
|
#define MCF_GPTB_GPTCTL1_OM1 (0x8)
|
86 |
|
|
#define MCF_GPTB_GPTCTL1_OL2 (0x10)
|
87 |
|
|
#define MCF_GPTB_GPTCTL1_OM2 (0x20)
|
88 |
|
|
#define MCF_GPTB_GPTCTL1_OL3 (0x40)
|
89 |
|
|
#define MCF_GPTB_GPTCTL1_OM3 (0x80)
|
90 |
|
|
#define MCF_GPTB_GPTCTL1_OUTPUT0_NOTHING (0)
|
91 |
|
|
#define MCF_GPTB_GPTCTL1_OUTPUT0_TOGGLE (0x1)
|
92 |
|
|
#define MCF_GPTB_GPTCTL1_OUTPUT0_CLEAR (0x2)
|
93 |
|
|
#define MCF_GPTB_GPTCTL1_OUTPUT0_SET (0x3)
|
94 |
|
|
#define MCF_GPTB_GPTCTL1_OUTPUT1_NOTHING (0)
|
95 |
|
|
#define MCF_GPTB_GPTCTL1_OUTPUT1_TOGGLE (0x4)
|
96 |
|
|
#define MCF_GPTB_GPTCTL1_OUTPUT1_CLEAR (0x8)
|
97 |
|
|
#define MCF_GPTB_GPTCTL1_OUTPUT1_SET (0xC)
|
98 |
|
|
#define MCF_GPTB_GPTCTL1_OUTPUT2_NOTHING (0)
|
99 |
|
|
#define MCF_GPTB_GPTCTL1_OUTPUT2_TOGGLE (0x10)
|
100 |
|
|
#define MCF_GPTB_GPTCTL1_OUTPUT2_CLEAR (0x20)
|
101 |
|
|
#define MCF_GPTB_GPTCTL1_OUTPUT2_SET (0x30)
|
102 |
|
|
#define MCF_GPTB_GPTCTL1_OUTPUT3_NOTHING (0)
|
103 |
|
|
#define MCF_GPTB_GPTCTL1_OUTPUT3_TOGGLE (0x40)
|
104 |
|
|
#define MCF_GPTB_GPTCTL1_OUTPUT3_CLEAR (0x80)
|
105 |
|
|
#define MCF_GPTB_GPTCTL1_OUTPUT3_SET (0xC0)
|
106 |
|
|
|
107 |
|
|
/* Bit definitions and macros for MCF_GPTB_GPTCTL2 */
|
108 |
|
|
#define MCF_GPTB_GPTCTL2_EDG0A (0x1)
|
109 |
|
|
#define MCF_GPTB_GPTCTL2_EDG0B (0x2)
|
110 |
|
|
#define MCF_GPTB_GPTCTL2_EDG1A (0x4)
|
111 |
|
|
#define MCF_GPTB_GPTCTL2_EDG1B (0x8)
|
112 |
|
|
#define MCF_GPTB_GPTCTL2_EDG2A (0x10)
|
113 |
|
|
#define MCF_GPTB_GPTCTL2_EDG2B (0x20)
|
114 |
|
|
#define MCF_GPTB_GPTCTL2_EDG3A (0x40)
|
115 |
|
|
#define MCF_GPTB_GPTCTL2_EDG3B (0x80)
|
116 |
|
|
#define MCF_GPTB_GPTCTL2_INPUT0_DISABLED (0)
|
117 |
|
|
#define MCF_GPTB_GPTCTL2_INPUT0_RISING (0x1)
|
118 |
|
|
#define MCF_GPTB_GPTCTL2_INPUT0_FALLING (0x2)
|
119 |
|
|
#define MCF_GPTB_GPTCTL2_INPUT0_ANY (0x3)
|
120 |
|
|
#define MCF_GPTB_GPTCTL2_INPUT1_DISABLED (0)
|
121 |
|
|
#define MCF_GPTB_GPTCTL2_INPUT1_RISING (0x4)
|
122 |
|
|
#define MCF_GPTB_GPTCTL2_INPUT1_FALLING (0x8)
|
123 |
|
|
#define MCF_GPTB_GPTCTL2_INPUT1_ANY (0xC)
|
124 |
|
|
#define MCF_GPTB_GPTCTL2_INPUT2_DISABLED (0)
|
125 |
|
|
#define MCF_GPTB_GPTCTL2_INPUT2_RISING (0x10)
|
126 |
|
|
#define MCF_GPTB_GPTCTL2_INPUT2_FALLING (0x20)
|
127 |
|
|
#define MCF_GPTB_GPTCTL2_INPUT2_ANY (0x30)
|
128 |
|
|
#define MCF_GPTB_GPTCTL2_INPUT3_DISABLED (0)
|
129 |
|
|
#define MCF_GPTB_GPTCTL2_INPUT3_RISING (0x40)
|
130 |
|
|
#define MCF_GPTB_GPTCTL2_INPUT3_FALLING (0x80)
|
131 |
|
|
#define MCF_GPTB_GPTCTL2_INPUT3_ANY (0xC0)
|
132 |
|
|
|
133 |
|
|
/* Bit definitions and macros for MCF_GPTB_GPTIE */
|
134 |
|
|
#define MCF_GPTB_GPTIE_CI0 (0x1)
|
135 |
|
|
#define MCF_GPTB_GPTIE_CI1 (0x2)
|
136 |
|
|
#define MCF_GPTB_GPTIE_CI2 (0x4)
|
137 |
|
|
#define MCF_GPTB_GPTIE_CI3 (0x8)
|
138 |
|
|
|
139 |
|
|
/* Bit definitions and macros for MCF_GPTB_GPTSCR2 */
|
140 |
|
|
#define MCF_GPTB_GPTSCR2_PR(x) (((x)&0x7)<<0)
|
141 |
|
|
#define MCF_GPTB_GPTSCR2_PR_1 (0)
|
142 |
|
|
#define MCF_GPTB_GPTSCR2_PR_2 (0x1)
|
143 |
|
|
#define MCF_GPTB_GPTSCR2_PR_4 (0x2)
|
144 |
|
|
#define MCF_GPTB_GPTSCR2_PR_8 (0x3)
|
145 |
|
|
#define MCF_GPTB_GPTSCR2_PR_16 (0x4)
|
146 |
|
|
#define MCF_GPTB_GPTSCR2_PR_32 (0x5)
|
147 |
|
|
#define MCF_GPTB_GPTSCR2_PR_64 (0x6)
|
148 |
|
|
#define MCF_GPTB_GPTSCR2_PR_128 (0x7)
|
149 |
|
|
#define MCF_GPTB_GPTSCR2_TCRE (0x8)
|
150 |
|
|
#define MCF_GPTB_GPTSCR2_RDPT (0x10)
|
151 |
|
|
#define MCF_GPTB_GPTSCR2_PUPT (0x20)
|
152 |
|
|
#define MCF_GPTB_GPTSCR2_TOI (0x80)
|
153 |
|
|
|
154 |
|
|
/* Bit definitions and macros for MCF_GPTB_GPTFLG1 */
|
155 |
|
|
#define MCF_GPTB_GPTFLG1_CF0 (0x1)
|
156 |
|
|
#define MCF_GPTB_GPTFLG1_CF1 (0x2)
|
157 |
|
|
#define MCF_GPTB_GPTFLG1_CF2 (0x4)
|
158 |
|
|
#define MCF_GPTB_GPTFLG1_CF3 (0x8)
|
159 |
|
|
|
160 |
|
|
/* Bit definitions and macros for MCF_GPTB_GPTFLG2 */
|
161 |
|
|
#define MCF_GPTB_GPTFLG2_TOF (0x80)
|
162 |
|
|
|
163 |
|
|
/* Bit definitions and macros for MCF_GPTB_GPTC */
|
164 |
|
|
#define MCF_GPTB_GPTC_CCNT(x) (((x)&0xFFFF)<<0)
|
165 |
|
|
|
166 |
|
|
/* Bit definitions and macros for MCF_GPTB_GPTPACTL */
|
167 |
|
|
#define MCF_GPTB_GPTPACTL_PAI (0x1)
|
168 |
|
|
#define MCF_GPTB_GPTPACTL_PAOVI (0x2)
|
169 |
|
|
#define MCF_GPTB_GPTPACTL_CLK(x) (((x)&0x3)<<0x2)
|
170 |
|
|
#define MCF_GPTB_GPTPACTL_CLK_GPTPR (0)
|
171 |
|
|
#define MCF_GPTB_GPTPACTL_CLK_PACLK (0x1)
|
172 |
|
|
#define MCF_GPTB_GPTPACTL_CLK_PACLK_256 (0x2)
|
173 |
|
|
#define MCF_GPTB_GPTPACTL_CLK_PACLK_65536 (0x3)
|
174 |
|
|
#define MCF_GPTB_GPTPACTL_PEDGE (0x10)
|
175 |
|
|
#define MCF_GPTB_GPTPACTL_PAMOD (0x20)
|
176 |
|
|
#define MCF_GPTB_GPTPACTL_PAE (0x40)
|
177 |
|
|
|
178 |
|
|
/* Bit definitions and macros for MCF_GPTB_GPTPAFLG */
|
179 |
|
|
#define MCF_GPTB_GPTPAFLG_PAIF (0x1)
|
180 |
|
|
#define MCF_GPTB_GPTPAFLG_PAOVF (0x2)
|
181 |
|
|
|
182 |
|
|
/* Bit definitions and macros for MCF_GPTB_GPTPACNT */
|
183 |
|
|
#define MCF_GPTB_GPTPACNT_PACNT(x) (((x)&0xFFFF)<<0)
|
184 |
|
|
|
185 |
|
|
/* Bit definitions and macros for MCF_GPTB_GPTPORT */
|
186 |
|
|
#define MCF_GPTB_GPTPORT_PORTT0 (0x1)
|
187 |
|
|
#define MCF_GPTB_GPTPORT_PORTT1 (0x2)
|
188 |
|
|
#define MCF_GPTB_GPTPORT_PORTT2 (0x4)
|
189 |
|
|
#define MCF_GPTB_GPTPORT_PORTT3 (0x8)
|
190 |
|
|
|
191 |
|
|
/* Bit definitions and macros for MCF_GPTB_GPTDDR */
|
192 |
|
|
#define MCF_GPTB_GPTDDR_DDRT0 (0x1)
|
193 |
|
|
#define MCF_GPTB_GPTDDR_DDRT1 (0x2)
|
194 |
|
|
#define MCF_GPTB_GPTDDR_DDRT2 (0x4)
|
195 |
|
|
#define MCF_GPTB_GPTDDR_DDRT3 (0x8)
|
196 |
|
|
|
197 |
|
|
|
198 |
|
|
#endif /* __MCF5282_GPTB_H__ */
|