OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [ColdFire_MCF5282_Eclipse/] [RTOSDemo/] [MCF5282/] [MCF5282_RCM.h] - Blame information for rev 597

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 578 jeremybenn
/* Coldfire C Header File
2
 * Copyright Freescale Semiconductor Inc
3
 * All rights reserved.
4
 *
5
 * 2007/03/19 Revision: 0.9
6
 */
7
 
8
#ifndef __MCF5282_RCM_H__
9
#define __MCF5282_RCM_H__
10
 
11
 
12
/*********************************************************************
13
*
14
* Reset Controller Module (RCM)
15
*
16
*********************************************************************/
17
 
18
/* Register read/write macros */
19
#define MCF_RCM_RCR                          (*(vuint8 *)(&__IPSBAR[0x110000]))
20
#define MCF_RCM_RSR                          (*(vuint8 *)(&__IPSBAR[0x110001]))
21
 
22
 
23
/* Bit definitions and macros for MCF_RCM_RCR */
24
#define MCF_RCM_RCR_LVDE                     (0x1)
25
#define MCF_RCM_RCR_LVDRE                    (0x4)
26
#define MCF_RCM_RCR_LVDIE                    (0x8)
27
#define MCF_RCM_RCR_LVDF                     (0x10)
28
#define MCF_RCM_RCR_FRCRSTOUT                (0x40)
29
#define MCF_RCM_RCR_SOFTRST                  (0x80)
30
 
31
/* Bit definitions and macros for MCF_RCM_RSR */
32
#define MCF_RCM_RSR_LOL                      (0x1)
33
#define MCF_RCM_RSR_LOC                      (0x2)
34
#define MCF_RCM_RSR_EXT                      (0x4)
35
#define MCF_RCM_RSR_POR                      (0x8)
36
#define MCF_RCM_RSR_WDR                      (0x10)
37
#define MCF_RCM_RSR_SOFT                     (0x20)
38
#define MCF_RCM_RSR_LVD                      (0x40)
39
 
40
 
41
#endif /* __MCF5282_RCM_H__ */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.