OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [Common/] [drivers/] [Atmel/] [at91lib/] [peripherals/] [aic/] [aic.c] - Blame information for rev 608

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 608 jeremybenn
/* ----------------------------------------------------------------------------
2
 *         ATMEL Microcontroller Software Support
3
 * ----------------------------------------------------------------------------
4
 * Copyright (c) 2008, Atmel Corporation
5
 *
6
 * All rights reserved.
7
 *
8
 * Redistribution and use in source and binary forms, with or without
9
 * modification, are permitted provided that the following conditions are met:
10
 *
11
 * - Redistributions of source code must retain the above copyright notice,
12
 * this list of conditions and the disclaimer below.
13
 *
14
 * Atmel's name may not be used to endorse or promote products derived from
15
 * this software without specific prior written permission.
16
 *
17
 * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR
18
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
19
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
20
 * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,
21
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
23
 * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
24
 * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
25
 * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
26
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
 * ----------------------------------------------------------------------------
28
 */
29
 
30
//------------------------------------------------------------------------------
31
//         Headers
32
//------------------------------------------------------------------------------
33
 
34
#include "aic.h"
35
#include <board.h>
36
 
37
//------------------------------------------------------------------------------
38
//         Exported functions
39
//------------------------------------------------------------------------------
40
 
41
//------------------------------------------------------------------------------
42
/// Configures the interrupt associated with the given source, using the
43
/// specified mode and interrupt handler.
44
/// \param source  Interrupt source to configure.
45
/// \param mode  Triggering mode of the interrupt.
46
/// \param handler  Interrupt handler function.
47
//------------------------------------------------------------------------------
48
void AIC_ConfigureIT(unsigned int source,
49
                            unsigned int mode,
50
                            void (*handler)( void ))
51
{
52
    // Disable the interrupt first
53
    AT91C_BASE_AIC->AIC_IDCR = 1 << source;
54
 
55
    // Configure mode and handler
56
    AT91C_BASE_AIC->AIC_SMR[source] = mode;
57
    AT91C_BASE_AIC->AIC_SVR[source] = (unsigned int) handler;
58
 
59
    // Clear interrupt
60
    AT91C_BASE_AIC->AIC_ICCR = 1 << source;
61
}
62
 
63
//------------------------------------------------------------------------------
64
/// Enables interrupts coming from the given (unique) source.
65
/// \param source  Interrupt source to enable.
66
//------------------------------------------------------------------------------
67
void AIC_EnableIT(unsigned int source)
68
{
69
    AT91C_BASE_AIC->AIC_IECR = 1 << source;
70
}
71
 
72
//------------------------------------------------------------------------------
73
/// Disables interrupts coming from the given (unique) source.
74
/// \param source  Interrupt source to enable.
75
//------------------------------------------------------------------------------
76
void AIC_DisableIT(unsigned int source)
77
{
78
    AT91C_BASE_AIC->AIC_IDCR = 1 << source;
79
}
80
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.